



SLUS589B- NOVEMBER 2003 - REVISED FEBRUARY 2005

LOW-INPUT HIGH-EFFICIENCY SYNCHRONOUS BUCK CONTROLLER

FEATURES

- Operating Input Voltage 2.25 V to 5.5 V
- Output Voltage as Low as 0.7 V
- 1% Internal 0.7 V Reference
- Predictive Gate Drive[™] N-Channel MOSFET Drivers for Higher Efficiency
- Externally Adjustable Soft-Start and Overcurrent Limit
- Fixed-Frequency Voltage-Mode Control
 - TPS40007, 300 kHz
 - TPS40009, 600 kHz
- Source/Sink with V_{OUT} Prebias
- 10-Lead MSOP PowerPad™ Package for Higher Performance
- Thermal Shutdown
- Internal Boostrap Diode


APPLICATIONS

- Networking Equipment
- Telecom Equipment
- Base Stations
- Servers
- DSP Power
- Power Modules

DESCRIPTION

The TPS4000x are controllers for low-voltage, non-isolated synchronous buck regulators. These controllers drive an N-channel MOSFET for the primary buck switch, and an N-channel MOSFET for the synchronous rectifier switch, thereby achieving very high-efficiency power conversion. In addition, the device controls the delays from main switch off to rectifier turn-on and from rectifier turn-off to main switch turn-on in such a way as to minimize diode losses (both conduction and recovery) in the synchronous rectifier with TI's proprietary Predictive Gate Drive™ technology. The reduction in these losses is significant and increases efficiency. For a given converter power level, smaller FETs can be used, or heat sinking can be reduced or even eliminated.

SIMPLIFIED APPLICATION DIAGRAM



PowerPAD™ and Predictive Gate Drive™ are trademarks of Texas Instruments Incorporated.

TEXAS INSTRUMENTS www.ti.com Copyright © 2003, 2004 Texas Instruments Incorporated

DESCRIPTION (continued)

The current-limit threshold is adjustable with a single resistor connected to the device. The TPS4000x controllers implement a closed-loop soft start function. Startup ramp time is set by a single external capacitor connected to the SS/SD pin. The SS/SD pin is also used for shutdown.

ORDERING INFORMATION

T _A	FREQUENCY	PACKAGED DEVICES MSOP ⁽¹⁾ (DGQ)
1000 / 0500	300 kHz	TPS40007DGQ
-40°C to 85°C	600 kHz	TPS40009DGQ


⁽¹⁾ The DGQ package is available taped and reeled. Add R suffix to device type (e.g. TPS40007DGQR) to order quantities of 2,500 devices per reel and 80 units per tube.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(2)

		TPS4000x	UNIT
	воот	V _{SW} + 6.5	
	COMP, FB, ILIM, SS/SD	-0.3 to 6.5	1
Input voltage range, V _{IN}	SW	-3 to 10.5	V
	SW _T (SW transient < 50 ns)	-5	1
	VDD	6.5	1
Operating junction temperature range, T	J	-40 to 150	
Storage temperature, T _{Stg}	-55 to 150	°C	
Lead temperature 1,6 mm (1/16 inch) from	m case for 10 seconds	260	

⁽²⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



- (3) See technical brief SLMA002 for PCB guidelines for PowerPAD packages.
- (4) PowerPAD™ heat slug should be connected to GND (pin 5).



ELECTRICAL CHARACTERISTICS

temperature range, $T_A = -40^{\circ}C$ to $85^{\circ}C$, $V_{DD} = 5.0$ V, $T_A = T_J$; all parameters measured at zero power dissipation (unless otherwise noted)

A _{OL} Open loop gain 55 85 dB SHORT CIRCUIT CURRENT PROTECTION ISINK ILIM sink current V _{DD} = 5 V 11 15 19 μ A ISINK ILIM sink current V _{DD} = 2.25 V 9.5 13.0 16.5 μ A V _{OS} Offset voltage SW vs ILIM(1) 2.25 V \leq V _{DD} \leq 5.00 -20 0 20 mV V _{ILIM} Input voltage range 2 V _{DD} V V _{DD} = 3.3 V 220 330 ns SW leading edge blanking pulse in over-current detection(1) ns		PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
VRANTE High-side gate voltage VBOOT − VSW SS/SD = 0 V, Outputs off 0.25	INPUT S	UPPLY				<u> </u>			
VHCATE High-side gate voltage VBOOT - VSW 5 0.45 IDD Shutdown current SS/SD = 0 V, Outputs off 0.25 0.45 IDD Quiescent current FB = 0.8 V 1.4 2.0 WILL O Minimum on-voltage 1.95 2.05 2.15 V Hysteresis 80 150 220 mV OSCILLATOR TPS40007 TPS40007 TPS40009 2.25 V ≤ VDD ≤ 5.00 V 2.50 600 700 Ramp valley voltage VPEAK - VVALLEY 0.80 0.93 1.07 Ramp valley voltage TPS40007 TPS40009 FB = 0 V, VDD = 3.3 V 83.0% 93.0% Minimum duty cycle TPS40009 FB = 0 V, VDD = 3.3 V 83.0% 93.0% Minimum controllable pulse width (1)(3) TA = 2.5°C 0.693 0.700 0.711 FB FB input bias current FB = 0 V, VDD = 1.0 mA 2.0 2.5 VQL Low-level output voltage FB = VDD, IOH = 1.0 mA 2.0 2.5 VQL Low-level output voltage FB = VDD, IOH = 0.7 V, FB = GND 2.5 0.89 0.15 VQL Low-level output voltage FB = VDD, IOH = 0.7 V, FB = GND 2.5 0.89 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = GND 2.5 0.89 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = GND 2.5 0.89 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = GND 2.5 0.89 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = GND 2.5 0.89 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = GND 2.5 0.89 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = VDD 3 & 8 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = GND 2.5 0.89 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = VDD 3 & 8 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = VDD 3 & 8 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = VDD 3 & 8 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = VDD 3 & 8 0.15 VQL Cow-level output voltage FB = VDD, IOH = 0.7 V, FB = VDD 3 & 8 0.15 VQL Cow-level output voltage FB = VDD, IOH	V _{DD}	Input voltage range				2.25		5.5	
IDD Quiescent current FB = 0.8 V	VHGATE	High-side gate voltage		V _{BOOT} - V _{SW}			6		V
Switching current No load at HDRV/LDRV 1.5 4.0		Shutdown current		SS/SD = 0 V,	Outputs off		0.25	0.45	
No load at HDRV/LDRV 1.5	I_{DD}	Quiescent current	FB = 0.8 V			1.4	2.0	mA	
Hysteresis 80 150 220 mV		Switching current		No load at HDRV	/LDRV		1.5	4.0	
Position Positio	UVLO	Minimum on-voltage				1.95	2.05	2.15	V
TPS40007 TPS40009 2.25 V ≤ VDD ≤ 5.00 V 500 600 700 KHz		Hysteresis				80	150	220	mV
fosc Oscillator frequency TPS40009 2.25 V ≤ VDD ≤ 5.00 V 500 600 700 kHz VRAMP Ramp voltage VPEAK − VVALLEY 0.80 0.93 1.07 V PWM Maximum duty cycle(2) TPS40007 TPS40009 FB = 0 V, VDD = 3.3 V 87.0% 94.0% 94.0% Minimum duty cycle Minimum controllable pulse width(1)(3) TPS40009 FB = 0 V, VDD = 3.3 V 87.0% 94.0% 94.0% ERROR AMPLIFIER Uine, Temperature 0.690 0.700 0.711 V IFB FB input voltage FB = 0 V, Ion = 1.0 mA 2.0 2.5 V VOL Low-level output voltage FB = VDD, Ion = 0.5 mA 0.08 0.15 V VOL Low-level output voltage FB = VDD, Ion = 0.7 V, FB = GND 2 6 mA IOH Output source current COMP = 0.7 V, FB = VDD 3 8 MA GBW Gain bandwidth(1) 55 10 MHz AOL	OSCILLA	ATOR		•		'			
VPAMP Ramp voltage VPEAK - VVALLEY 0.80 0.93 1.07 VPMM 0.24 0.31 0.44 VPMM 0.25 0.46 0.24 0.25 VPMM 0.25 0.46	_		TPS40007			250	300	350	
Ramp valley voltage D.24 D.31 D.44 V	fosc	Oscillator frequency	TPS40009	$2.25 \text{ V} \leq \text{V}_{DD} \leq 5$.00 V	500	600	700	kHz
Ramp valley voltage D.24 D.31 D.44 V	VRAMP	Ramp voltage		VPEAK - VVALLE	ΞΥ	0.80	0.93	1.07	
Maximum duty cycle TPS40007 TPS40009 FB = 0 V, VDD = 3.3 V 87.0% 94.0% 83.0% 93.0% 93.0%		Ramp valley voltage				0.24	0.31	0.44	V
Maximum duty cycle TPS40009 TS0	PWM								
Minimum duty cycle		(0)	TPS40007			87.0%	94.0%		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Maximum duty cycle(2)	TPS40009	FB = 0 V,	$V_{DD} = 3.3 V$	83.0%	93.0%		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Minimum duty cycle	1					0%	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Minimum controllable pulse v	vidth(1)(3)				100	150	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ERROR	AMPLIFIER		•		1			
$ \begin{array}{ c c c c c c } \hline T_A = 25^\circ C & 0.693 & 0.700 & 0.707 \\ \hline I_{FB} & FB input bias current & 30 & 130 & nA \\ \hline V_{OH} & High-level output voltage & FB = 0 V, & I_{OH} = 1.0 mA & 2.0 & 2.5 & \\ \hline V_{OL} & Low-level output voltage & FB = V_{DD}, & I_{OL} = 0.5 mA & 0.08 & 0.15 \\ \hline I_{OH} & Output source current & COMP = 0.7 V, & FB = GND & 2 & 6 & \\ \hline I_{OL} & Output sink current & COMP = 0.7 V, & FB = V_{DD} & 3 & 8 & \\ \hline G_{BW} & Gain bandwidth(^{1}) & 5 & 10 & MHz \\ \hline A_{OL} & Open loop gain & 55 & 85 & dB \\ \hline SHORT CIRCUIT CURRENT PROTECTION & 11 & 15 & 19 & \muA \\ \hline I_{SINK} & ILIM sink current & V_{DD} = 5 V & 9.5 & 13.0 & 16.5 & \muA \\ \hline V_{OS} & Offset voltage SW vs ILIM(^{1}) & 2.25 V \leq V_{DD} \leq 5.00 & -20 & 0 & 20 & mV \\ \hline V_{ILIM} & Input voltage range & 2 & VDD & V \\ \hline t_{ON} & Minimum HDRV pulse time in overcurrent & V_{DD} = 3.3 V & 220 & 330 & ns \\ \hline SW leading edge blanking pulse in overcurrent current detection(^{1}) & 5 & 100 & 0.707 & 100 $				Line, Temper	rature	0.690	0.700	0.711	
VOHHigh-level output voltageFB = 0 V, FB = VDD, IOL = 0.5 mA2.0 IOL = 0.5 mA2.5 0.08VIOHOutput source currentCOMP = 0.7 V, 	V_{FB}	FB input voltage		T _A = 25°C	0.693	0.700	0.707	V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{FB}	FB input bias current					30	130	nA
VOL Low-level output voltage FB = V _{DD} , I _{OL} = 0.5 mA 0.08 0.15 IOH Output source current COMP = 0.7 V, FB = GND 2 6 IOL Output sink current COMP = 0.7 V, FB = V _{DD} 3 8 GBW Gain bandwidth(1) 5 10 MHz AOL Open loop gain 55 85 dB SHORT CIRCUIT CURRENT PROTECTION ISINK ILIM sink current V _{DD} = 5 V 11 15 19 μA ISINK ILIM sink current V _{DD} = 2.25 V 9.5 13.0 16.5 μA VOS Offset voltage SW vs ILIM(1) 2.25 V ≤ V _{DD} ≤ 5.00 -20 0 20 mV VILIM Input voltage range 2 VDD V tON Minimum HDRV pulse time in overcurrent V _{DD} = 3.3 V 220 330 ns		High-level output voltage		FB = 0 V,	I _{OH} = 1.0 mA	2.0	2.5		
IOHOutput source currentCOMP = 0.7 V,FB = GND26IOLOutput sink currentCOMP = 0.7 V,FB = VDD38GBWGain bandwidth(1)510MHzAOLOpen loop gain5585dBSHORT CIRCUIT CURRENT PROTECTIONISINKILIM sink currentVDD = 5 V111519 μ AISINKILIM sink currentVDD = 2.25 V9.513.016.5 μ AVOSOffset voltage SW vs ILIM(1)2.25 V ≤ VDD ≤ 5.00-20020mVVILIMInput voltage range2VDDVtoNMinimum HDRV pulse time in overcurrentVDD = 3.3 V220330nsSW leading edge blanking pulse in overcurrent detection(1)100ns	VOL	Low-level output voltage		FB =V _{DD} ,			0.08	0.15	V
IOLOutput sink currentCOMP = 0.7 V,FB = VDD38GBWGain bandwidth(1)510MHzAOLOpen loop gain5585dBSHORT CIRCUIT CURRENT PROTECTIONISINKILIM sink current $V_{DD} = 5 \text{ V}$ 111519 μ AISINKILIM sink current $V_{DD} = 2.25 \text{ V}$ 9.513.016.5 μ AVOSOffset voltage SW vs ILIM(1) $2.25 \text{ V} \le V_{DD} \le 5.00$ -20020mVVILIMInput voltage range2VDDVtONMinimum HDRV pulse time in overcurrent $V_{DD} = 3.3 \text{ V}$ 220330nsSW leading edge blanking pulse in overcurrent detection(1) $V_{DD} = 3.3 \text{ V}$ 100ns		Output source current				2	6		
GBWGain bandwidth(1)510MHzAOLOpen loop gain5585dBSHORT CIRCUIT CURRENT PROTECTIONISINKILIM sink current $V_{DD} = 5 \text{ V}$ 111519μAISINKILIM sink current $V_{DD} = 2.25 \text{ V}$ 9.513.016.5μAVOSOffset voltage SW vs ILIM(1) $2.25 \text{ V} \le V_{DD} \le 5.00$ −20020mVVILIMInput voltage range2VDDVtONMinimum HDRV pulse time in overcurrent $V_{DD} = 3.3 \text{ V}$ 220330nsSW leading edge blanking pulse in overcurrent detection(1) $V_{DD} = 3.3 \text{ V}$ 100ns		Output sink current		COMP = 0.7 V,	FB = V _{DD}	3	8		mA
SHORT CIRCUIT CURRENT PROTECTION ISINK ILIM sink current $V_{DD} = 5 \text{ V}$ 11 15 19 μA ISINK ILIM sink current $V_{DD} = 2.25 \text{ V}$ 9.5 13.0 16.5 μA VOS Offset voltage SW vs ILIM(1) $2.25 \text{ V} \le V_{DD} \le 5.00$ -20 0 20 mV VILIM Input voltage range 2 VDD V tON Minimum HDRV pulse time in overcurrent $V_{DD} = 3.3 \text{ V}$ 220 330 ns SW leading edge blanking pulse in overcurrent detection(1) $V_{DD} = 3.3 \text{ V}$ 100 ns	G _{BW}	Gain bandwidth ⁽¹⁾				5	10		MHz
SHORT CIRCUIT CURRENT PROTECTION ISINK ILIM sink current $V_{DD} = 5 \text{ V}$ 11 15 19 μA ISINK ILIM sink current $V_{DD} = 2.25 \text{ V}$ 9.5 13.0 16.5 μA VOS Offset voltage SW vs ILIM(1) $2.25 \text{ V} \le V_{DD} \le 5.00$ -20 0 20 mV VILIM Input voltage range 2 VDD V tON Minimum HDRV pulse time in overcurrent $V_{DD} = 3.3 \text{ V}$ 220 330 ns SW leading edge blanking pulse in overcurrent detection(1) $V_{DD} = 3.3 \text{ V}$ 100 ns	AOL	Open loop gain				55	85		dB
ISINK ILIM sink current V _{DD} = 2.25 V 9.5 13.0 16.5 μA VOS Offset voltage SW vs ILIM(1) 2.25 V ≤ V _{DD} ≤ 5.00 −20 0 20 mV VILIM Input voltage range 2 VDD V toN Minimum HDRV pulse time in overcurrent current detection(1) VDD = 3.3 V 220 330 ns		CIRCUIT CURRENT PROTEC	TION	•		'			
ISINKILIM sink current $V_{DD} = 2.25 \text{ V}$ 9.513.016.5μAVOSOffset voltage SW vs ILIM(1) $2.25 \text{ V} \le V_{DD} \le 5.00$ -20 020mVVILIMInput voltage range2VDDVtoNMinimum HDRV pulse time in overcurrent current detection(1) $V_{DD} = 3.3 \text{ V}$ 220330ns	ISINK	ILIM sink current		V _{DD} = 5 V		11	15	19	μΑ
VOS Offset voltage SW vs ILIM(1) $2.25 \text{ V} \le \text{V}_{DD} \le 5.00$ -20 0 20 mV VILIM Input voltage range 2 VDD V ton Minimum HDRV pulse time in overcurrent $V_{DD} = 3.3 \text{ V}$ 220 330 ns SW leading edge blanking pulse in overcurrent detection(1) 100 ns		ILIM sink current		V _{DD} = 2.25 V		9.5	13.0	16.5	μΑ
V _{ILIM} Input voltage range 2 VDD V toN Minimum HDRV pulse time in overcurrent VDD = 3.3 V 220 330 ns SW leading edge blanking pulse in overcurrent detection(1) ns 100 ns		Offset voltage SW vs ILIM(1)			.00	-20	0	20	mV
ton Minimum HDRV pulse time in overcurrent VDD = 3.3 V 220 330 ns SW leading edge blanking pulse in over- current detection(1) ns		Input voltage range				2		VDD	V
SW leading edge blanking pulse in over- current detection(1) ns		Minimum HDRV pulse time in	overcurrent	V _{DD} = 3.3 V			220	330	ns
tss Soft-start capacitor cycles as fault timer ⁽¹⁾		· · · · · · · · · · · · · · · · · · ·					100		ns
	tss	Soft-start capacitor cycles as	fault timer(1)				6		

⁽¹⁾ Ensured by design. Not production tested.



⁽²⁾ Derate the maximum duty cycle by 3% for V_{DD} < 3 V

⁽³⁾ Operating at PWM on-times of less than 100 ns could lead to overlap between HDRV and LDRV pulses.

ELECTRICAL CHARACTERISTICS

temperature range, $T_A = -40^{\circ}C$ to $85^{\circ}C$, $V_{DD} = 5.0$ V, $T_A = T_J$; all parameters measured at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT	DRIVER	•					
R _{HDHI}	HDRV pull-up resistance	VBOOT-VSW = 3.3 V, ISOURCE = -100 mA		3	5.5		
RHDLO	HDRV pull-down resistance	VBOOT - VSW = 3.3 V, ISINK = 100 mA		1.5	3	Ω	
R _{LDHI}	LDRV pull-up resistance	$V_{DD} = 3.3 \text{ V}, \qquad I_{SOURCE} = -100 \text{ mA}$		3	5.5		
R _{LD} LO	LDRV pull-down resistance	$V_{DD} = 3.3 \text{ V}, \qquad I_{SINK} = 100 \text{ mA}$		1.0	2.0		
^t RLD	LDRV rise time			15	35		
tFLD	LDRV fall time	0 4.5		10	25		
^t RHD	HDRV rise time	C _{LOAD} = 1 nF		15	35	ns	
tFHD	HDRV fall time			10	25		
PREDIC	TIVE DELAY	•					
VSWP	Sense threshold to modulate delay time			-350		mV	
T _{LDHD}	Maximum delay modulation range time	LDRV OFF – to – HDRV ON	45	70	95		
	Predictive counter delay time per bit	LDRV OFF – to – HDRV ON	2.8	4.3	6.2		
THDLD	Maximum delay modulation range	HDRV OFF – to – LDRV ON	50	80	110	ns	
	Predictive counter delay time per bit	HDRV OFF – to – LDRV ON	3.0	4.8	6.6		
SHUTDO	OWN					•	
V _{SD}	Shutdown threshold voltage	Outputs OFF	0.21	0.26	0.31	.,	
V _{EN}	Device active threshold voltage		0.25	0.29	0.35	V	
SOFTST	ART	•					
ISS	Soft-start source current	Outputs OFF	2.0	3.7	5.4	μΑ	
VSS	Soft-start voltage to begin VOUT start		0.35	0.65	0.95	V	
BOOTST	RAP		•			•	
		V _{DD} = 3.3 V		50	100	_	
RBOOT	Bootstrap switch resistance	V _{DD} = 5 V		35	70	Ω	
V _{OUT} PI	RE-BIAS						
	Recommended VOUT pre-bias level as % of final regulation(1)(4)	FB percent of 700 mV			90%		
SW NOD	E		•				
I _{SW}	Leakage current in shutdown				2	μΑ	
THERMA	AL SHUTDOWN		•			•	
tSD	Shutdown temperature(1)			165		_	
_	Restart from thermal shutdown(1)	7		-15		°C	
		•	•				

⁽¹⁾ Ensured by design. Not production tested.



⁽²⁾ Derate the maximum duty cycle by 3% for V_{DD} < 3 V.


⁽³⁾ Operating at PWM on-times of less than 100 ns could lead to overlap between HDRV and LDRV pulses.

⁽⁴⁾ Prebiased output greater than 90% of final regulation may lead to sinking current from the prebias output.

Terminal Functions

TERMINAL											
NAME	NO.	1/0	DESCRIPTION								
воот	10	0	Provides a bootstrapped supply for the topside MOSFET driver, enabling the gate of the topside MOSFET to be driven above the input supply rail								
COMP	3	0	Output of the error amplifier								
FB	2	-1	Inverting input of the error amplifier. In normal operation the voltage at this pin is the internal reference level of 700 mV.								
GND	5	ı	Power supply return for the device. The power stage ground return on the board requires a separate path from other sensitive signal ground returns.								
HDRV	9	0	This is the gate drive output for the topside N-channel MOSFET. HDRV is bootstrapped to near $2 \times V_{DD}$ for good enhancement of the topside MOSFET.								
ILIM 1		I	A resistor is connected between this pin and VDD to set up the over current threshold voltage. A 15- μ A current sink at the pin establishes a voltage drop across the external resistor that represents the drain-to-source voltage across the top side N-channel MOSFET during an over current condition. The ILIM over current comparator is blanked for the first 100 ns to allow full enhancement of the top MOSFET. Set the ILIM voltage level such that it is within 800 mV of VDD; that is, $(VDD - 0.8) \le I_{ILIM} \le VDD$.								
LDRV	6	0	Gate drive output for the low-side synchronous rectifier N-channel MOSFET								
SS/SD	4	I	Soft-start and overcurrent fault shutdown times are set by charging and discharging a capacitor connected to this pin. A closed loop soft-start occurs when the internal 3-µA current source charges the external capacitor. There is a 0.65-V offset between external SS pin and internal soft-start voltage at the error amplifier input. This allows the device to be enabled before starting VOUT, thus ensuring that VOUT soft starts smoothly. When the SS/SD voltage is less than 0.25 V, the device is shutdown and the HDRV and LDRV are driven low. In normal operation, the capacitor is charged to VDD. When a fault condition is asserted, the soft-start capacitor goes through six charge/discharge cycles, restarting the converter on the seventh cycle.								
sw	8	0	Connect to the switched node on the converter. This pin is used for overcurrent sensing in the topside N-channel MOSFET, and level sensing for predictive delay circuit. Overcurrent is determined, when the topside N-channel MOSFET is on, by comparing the voltage on SW with respect to VDD and the voltage on the ILIM with respect to VDD. This pin is also used for the return of the topside N-channel MOSFET driver.								
VDD	7	Ι	Power input for the chip, 5.5-V maximum. Decouple close to the pin with a low-ESR capacitor, 1-μF or larger.								

FUNCTIONAL BLOCK DIAGRAM





The TPS4000x series of synchronous buck controller devices is optimized for high-efficiency dc-to-dc conversion in non-isolated distributed power systems. A typical application circuit is shown in Figure 1.

The TPS40007 and TPS40009 are the controllers of choice for general-purpose synchronous buck designs. They are designed to startup into applications where the output voltage is pre-biased, and without having the synchronous rectifier interfere with the pre-bias condition. PWM pulses are enabled when the soft-start voltage crosses the feedback level dictated by the pre-bias output. Moreover, the pre-biased output ramps up smoothly from its pre-bias value and into regulation.




Figure 1. Typical Application Circuit



ERROR AMPLIFIER

The error amplifier has a bandwidth of greater than 5 MHz, with open loop gain of at least 55 dB. The COMP output voltage is clamped to a level above the oscillator ramp in order to improve large-scale transient response.

OSCILLATOR

The oscillator uses an internal resistor and capacitor to set the oscillation frequency. The ramp waveform is a sawtooth at the PWM frequency with a peak voltage of 1.25 V, and a valley of 0.31 V. The PWM duty cycle is limited to a maximum of 94%, allowing the bootstrap capacitor to charge during every cycle.

BOOTSTRAP/CHARGE PUMP

There is an internal switch between VDD and BOOT. This switch charges the external bootstrap capacitor for the floating supply. If the resistance of this switch is too high for the application, an external schottky diode between VDD and BOOT can be used. The peak voltage on the bootstrap capacitor is approximately equal to VDD.

DRIVER

The HDRV and LDRV MOSFET drivers are capable of driving gate-to-source voltages up to 5.5 V. At V_{IN} , = 5 V and using appropriate MOSFETs, a 20-A converter can be achieved. The LDRV driver switches between VDD and ground, while the HDRV driver is referenced to SW and switches between BOOT and SW.

SYNCHRONOUS RECTIFICATION AND PREDICTIVE DELAY

In a normal buck converter, when the main switch turns off, current is flowing to the load in the inductor. This current cannot be stopped immediately without using infinite voltage. In order to provide a path for current to flow and maintain voltage levels at a safe level, a rectifier or catch device is used. This device can be either a conventional diode, or it can be a controlled active device if a control signal is available to drive it. The TPS4000x provides a signal to drive an N-channel MOSFET as a rectifier. This control signal is carefully coordinated with the drive signal for the main switch so that there is minimum delay from the time that the rectifier MOSFET turns off and the main switch turns on, and minimum delay from when the main switch turns off and the rectifier MOSFET turns on. This scheme, Predictive Gate Drive delay, uses information from the current switching cycle to adjust the delays that are to be used in the next cycle. Figure 2 shows the switch-node voltage waveform for a synchronously rectified buck converter. Illustrated are the relative effects of a fixed-delay drive scheme (constant, pre-set delays for the turn-off to turn-on intervals), an adaptive delay drive scheme (variable delays based upon voltages sensed on the current switching cycle) and the predictive delay drive scheme.

Note that the longer the time spent in diode conduction during the rectifier conduction period, the lower the efficiency. Also, not described in Figure 2 is the fact that the predictive delay circuit can prevent the body diode from becoming forward biased at all. This results in a significant power savings when the main MOSFET turns on, and minimizes reverse recovery loss in the body diode of the rectifier MOSFET.






Figure 2. Switch Node Waveforms for Synchronous Buck Converter

SHORT CIRCUIT PROTECTION

Overcurrent conditions in the TPS4000x are sensed by detecting the voltage across the main MOSFET while it is on.

Basic Description

If the voltage exceeds a pre-set threshold, the current pulse is terminated, and a counter inside the device is incremented. If this counter fills up, a fault condition is declared and the device disables switching for a period of time and then attempts to restart the converter with a full soft-start cycle.



Detailed Description

During each switching cycle, a comparator looks at the voltage across the top side MOSFET while it is on. This comparator is enabled after the SW node reaches a voltage greater than (V_{DD}-1.2 V) followed by a 100-ns blanking time. If the voltage across that MOSFET exceeds the programmed voltage, the current-switching pulse is terminated and a 3-bit counter is incremented by one count. If, during the switching cycle, the topside MOSFET voltage does not exceed a preset threshold, then this counter is decremented by one count. (The counter does not wrap around from 7 to 0 or from 0 to 7). If the counter reaches a full count of 7, the device declares that a fault condition exists at the output of the converter. In this fault state, HDRV and LDRV are turned off, and the soft-start capacitor is discharged. LDRV is maintained OFF during fault timeout to effectively support pre-bias applications. The counter is decremented by one by the soft start capacitor (C_{SS}) discharge. When the soft-start capacitor is fully discharged, the discharging circuit is turned off and the capacitor is allowed to charge up at the nominal charging rate. When the soft-start capacitor reaches approximately 1.3 V, it is discharged again and the overcurrent counter is decremented by one count. The capacitor is charged and discharged, and the counter decremented until the count reaches zero (a total of six times). When this happens, the outputs are again enabled as the soft-start capacitor generates a reference ramp for the converter to follow while attempting to restart.

During this soft-start interval (whether or not the controller is attempting to do a fault recovery or starting for the first time), pulse-by-pulse current limiting is in effect, but overcurrent pulses are not counted to declare a fault until the soft-start cycle has been completed. It is possible to have a supply attempt to bring up a short circuit for the duration of the soft start period plus seven switching cycles. Power stage designs should take this into account if it makes a difference thermally. Figure 3 shows the details of the overcurrent operation.




Figure 3. Short Circuit Operation



Figure 4 shows the behavior of key signals during initial startup, during a fault and a successfully fault recovery. At time t0, power is applied to the converter. The voltage on the soft-start capacitor (V_{CSS}) begins to ramp up. At t1, the soft-start period is completed and the converter is regulating its output at the desired voltage level. From t0 to t1, pulse-by-pulse current limiting is in effect, and from t1 onward, overcurrent pulses are counted for purposes of determining a possible fault condition. At t2, a heavy overload is applied to the converter. This overload is in excess of the overcurrent threshold. The converter starts limiting current and the output voltage falls to some level depending on the overload applied. During the period from t2 to t3, the counter is counting overcurrent pulses, and at time t3 reaches a full count of 7. The soft-start capacitor is then discharged, the counter is decremented, and a fault condition is declared.




Figure 4. Overcurrent/Fault Waveforms

When the soft start capacitor is fully discharged, it begins charging again at the same rate that it does on startup, with a nominal 3.7- μ A current source. When the capacitor voltage crosses 1.3 V, it is discharged again and the counter is decremented by one count. These transitions occur at t3 through t9. Not shown in Figure 4 is that between t3 and t9, LDRV is maintained OFF. At t9, the counter has been decremented to 0. The fault logic is then cleared, the outputs are enabled, and the converter attempts to restart with a full soft-start cycle. The converter comes into regulation at t10.



SETTING THE CURRENT LIMIT

Connecting a resistor from VDD to ILIM sets the current limit. A 15- μ A current sink internal to the device causes a voltage drop at ILIM that becomes the short circuit threshold. Ensure that $(V_{DD}-0.8\ V) \le V_{ILIM} \le V_{DD}$. The tolerance of the current sink is too loose to do an accurate current limit. The main purpose is for hard fault protection of the power switches. Given the tolerance of the ILIM sink current, and the $R_{DS(on)}$ range for a MOSFET, it is generally possible to apply a load that thermally damages the converter. This device is intended for embedded converters where load characteristics are defined and can be controlled.

A local capacitor (with a value 50 pF to 150 pF) placed across the resistor between VDD and ILIM may improve coupling a common mode noise between VDD and ILIM.

SOFT-START AND SHUTDOWN

These two functions are combined on the SS/SD pin. There is a VBE offset (0.65-V) between the external SS/SD pin and internal soft-start voltage at the error amplifier input, allowing the device to be enabled before starting V_{OUT} as shown in Figure 5. This reduces the transient current required to charge the output capacitor at startup, and allows for a smooth startup with no overshoot of the output voltage.




Figure 5. Offset Between SS/SD and FB at Startup



A shutdown feature can be implemented as shown in Figure 6. The device shuts down when the voltage at the SS/SD pin falls below 260 mV. Because of this limitation, it is recommended that a MOSFET be used as the controlling device, as in Figure 6. During shutdown, the total leakage current on the SW pin (I_{SW}) is less than 2 μ A. When $V_{SS/SD}$ is greater than 290 mV, the device is enabled with normal SW active bias currents.




Figure 6. Shutdown Implementation

Long soft start times may experience extended regions where the PWM pulse width is less than 100 ns. This could lead to momentary overlap between HDRV and LDRV. As a result, there is a momentary increase in ground or supply noise. It is important to ensure that the ground return of the synchronous rectifier be connected directly to the ground return of the input bank of bypass capacitors, in order to minimize ground noise from interfering with the controller during soft start. Also, if an external shutdown transistor is used in the application, it is important to place a local bypass capacitor between its gate and source on the board in order to minimize noise from interfering with the controller during soft-start.

OUTPUT PRE-BIAS

The TPS4000x supports pre-biased V_{OUT} voltage applications. In cases, where the V_{OUT} voltage is held up by a pre-biasing supply while the controller is off, full synchronous rectification is disabled during the initial phase of soft starting the V_{OUT} voltage. When the first PWM pulses are detected during soft-start, the controller slowly activates synchronous rectification by starting the first LDRV pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1–D), where D is the duty cycle of the converter. This scheme prevents the initial sinking the pre-bias output, and ensures that the V_{OUT} voltage starts and ramps up smoothly into regulation. Note, if the V_{OUT} voltage is pre-biased, PWM pulses start when the error amplifier soft-start input voltage rises above the commanded FB voltage.


Figure 7 depicts the waveforms of the HDRV and LDRV output signals at the beginning PWM pulses. When HDRV turns off, diode rectification is enabled. Before the next PWM cycle starts, LDRV is turned on for a short pulse. With every cycle, the leading edge of LDRV is modulated, and the on-time of the synchronous rectifier is increased. Eventually, the leading edge of LDRV coincides with the falling edge of HDRV to achieve full synchronous rectification.

At most, synchronous rectifier modulation takes place for the first 128 cycles after PWM pulses start. Note that during the synchronous rectifier modulation region, the controller monitors pulse skipping. If the main HDRV skips a pulse, the controller also skips a LDRV pulse. Pulse skipping could be experienced if the loop response is much faster than the commanding soft-start ramp, especially when soft start times are long. The output voltage ratchets up as the soft-start ramp catches up to it. Appropriate setting of loop response curbs this effect.

During normal regulation of the V_{OUT} voltage, the controller operates in full two-quadrant source/sink mode.



Figure 8 shows startup waveforms of a $1.2\text{-V V}_{\text{OUT}}$ voltage under different pre-bias scenarios. The first trace is when the output voltage starts with zero pre-bias. The second and third traces, respectively, the pre-bias levels are 0.5 V and 1.0 V.






Figure 7.
MOSFET Drivers at Beginning of Soft-Start

Figure 8. Startup Waveforms

The recommended V_{OUT} voltage pre-bias range is less than or equal to 90% of final regulation. That is, a pre-bias level between 90% and 100% of final regulation could lead to sinking the pre-bias supply. If the V_{OUT} voltage is initially set to higher than 100% of final regulation, the controller forces sinking current at the end of soft-start in order to bring the output quickly into regulation.

The following pages include design ideas for a few applications. For more ideas, detailed design information, and helpful hints, visit the TPS40000 resources at http://power.ti.com.






Figure 9. Small-Form Factor Converter for 3.3 V to 1.2 V at 5 A.






Figure 10. High-Current Converter for 3.3 V to 1.2 V at 10 A.



UDG-04014




Figure 11. Ultra-Low-Input Voltage Converter for 2.5 V to 1.2 V at 5 A






Figure 12. TPS40007EVM-001 Ultra-High-Efficiency Converter for 3.3 V to 2.5 V at 10 A



Layout Considerations

Successful operation of the TPS4000x controllers is dependent upon proper converter layout and grounding techniques. High current returns for the SR MOSFET's source, and ground connection of the input and output capacitors, should be kept on a single ground plane. Bypassing capacitors at the device should return closely to the GND (pin 5) of the device. The GND (pin 5) and PowerPAD™ should connect together at the device and return to the main ground plane.

Proper operation of the Predictive Gate Drive™ circuits is dependent upon detecting low-voltage thresholds on the SW node. To ensure that the signal at the SW pin accurately represents the voltage at the main switching node, the connection from SW (pin 8) to the main switching node of the converter should be kept as short and as wide as possible. If the SW trace should traverse multiple board layers between the device and the MOSFETs, multiple vias should be used.


Gate drive outputs, LDRV and HDRV, should be kept as short as possible to minimize inductances of the traces. While the controller does not require the usage of external resistors between the driver pins and the gates of the MOSFETs, adding small resistors in series with very high gate charge MOSFETs could minimize the effects of high frequency ringing.

The PowerPAD™ package provides low thermal impedance for heat removal from the device. The PowerPAD™ derives its name and low thermal impedance from the large bonding pad on the bottom of the device. The circuit board must have an area of solder-tinned-copper underneath the package. The dimensions of this area depend on the size of the PowerPAD™ package (See Thermal Pad Mechanical Data on page 21)




TYPICAL CHARACTERISTICS


OSCILLATOR FREQUENCY PERCENT CHANGE



OSCILLATOR FREQUENCY PERCENT CHANGE



FEEDBACK VOLTAGE vs INPUT VOLTAGE



FEEDBACK VOLTAGE





Figure 16


Figure 15



TYPICAL CHARACTERISTICS



SHORT CIRCUIT PROTECTION





PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS40007DGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	(6) NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	40007	Samples
TPS40007DGQG4	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	40007	Samples
TPS40007DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	40007	Samples
TPS40007DGQRG4	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	40007	Samples
TPS40009DGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	40009	Samples
TPS40009DGQG4	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	40009	Samples
TPS40009DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	40009	Samples
TPS40009DGQRG4	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	40009	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM



10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40007DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS40007DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS40009DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS40009DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40007DGQR	HVSSOP	DGQ	10	2500	346.0	346.0	35.0
TPS40007DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
TPS40009DGQR	HVSSOP	DGQ	10	2500	346.0	346.0	35.0
TPS40009DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0





www.ti.com 3-Jun-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS40007DGQ	DGQ	HVSSOP	10	80	330	6.55	500	2.88
TPS40007DGQ	DGQ	HVSSOP	10	80	322	6.55	1000	3.01
TPS40007DGQG4	DGQ	HVSSOP	10	80	330	6.55	500	2.88
TPS40007DGQG4	DGQ	HVSSOP	10	80	322	6.55	1000	3.01
TPS40009DGQ	DGQ	HVSSOP	10	80	330	6.55	500	2.88
TPS40009DGQ	DGQ	HVSSOP	10	80	322	6.55	1000	3.01
TPS40009DGQG4	DGQ	HVSSOP	10	80	330	6.55	500	2.88
TPS40009DGQG4	DGQ	HVSSOP	10	80	322	6.55	1000	3.01

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224775/A





PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated