

Data Sheet

FEATURES

xDSL line driver that features full ADSL central office (CO) Performance on ±12 V supplies Low power operation ±5 V to ±12 V voltage supply 12.5 mA/amp (typical) total supply current Power reduced keep alive current of 4.5 mA/amp High output voltage and current drive Ioυτ = 600 mA 40 V p-p differential output voltage $R_L = 50 \Omega$, $V_S = \pm 12 V$ Low single-tone distortion -75 dBc @ 1 MHz SFDR, RL = 100 Ω, Vout = 2 V p-p MTPR = -75 dBc, 26 kHz to 1.1 MHz, Z_{LINE} = 100 Ω , $P_{\text{LINE}} = 20.4 \text{ dBm}$ **High Speed** 78 MHz bandwidth (-3 dB), G = +5 40 MHz gain flatness 1000 V/µs slew rate

Low Power, High Output Current xDSL Line Driver

AD8016

PIN CONFIGURATIONS



GENERAL DESCRIPTION

The AD8016 high output current dual amplifier is designed for the line drive interface in Digital Subscriber Line systems such as ADSL, HDSL2, and proprietary xDSL systems. The drivers are capable, in full-bias operation, of providing 24.4 dBm output power into low resistance loads, enough to power a 20.4 dBm line, including hybrid insertion loss.

The AD8016 is available in a low cost 24-lead SOIC_W_BAT and a 28-lead TSSOP_EP with an exposed lead frame (ePAD). Operating from ± 12 V supplies, the AD8016 requires only 1.5 W of total power dissipation (refer to the Power Dissipation section for details) while driving 20.4 dBm of power downstream using

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. the xDSL hybrid in Figure 35 and Figure 36. Two digital bits (PWDN0, PWDN1) allow the driver to be capable of full performance, an output keep-alive state, or two intermediate bias states. The keep-alive state biases the output transistors enough to provide a low impedance at the amplifier outputs for back termination. The low power dissipation, high output current, high output

voltage swing, flexible power-down, and robust thermal packaging enable the AD8016 to be used as the central office (CO) terminal driver in ADSL, HDSL2, VDSL, and proprietary xDSL systems.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2012 Analog Devices, Inc. All rights reserved.

AD8016* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts

View a parametric search of comparable parts

Documentation 🖵

Application Notes

- AN-649: Using the Analog Devices Active Filter Design Tool
- AN-692: Universal Precision Op Amp Evaluation Board **Data Sheet**
- AD8016: Low Power, High Output Current xDSL Line Driver Data Sheet

Tools and Simulations

• AD8016 SPICE Macro-Model

Reference Materials

Tutorials

- MT-034: Current Feedback (CFB) Op Amps
- MT-051: Current Feedback Op Amp Noise Considerations
- MT-057: High Speed Current Feedback Op Amps
- MT-059: Compensating for the Effects of Input Capacitance on VFB and CFB Op Amps Used in Current-to-Voltage Converters

Design Resources 🖵

- AD8016 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- · Symbols and Footprints

Discussions 🖵

View all AD8016 EngineerZone Discussions

Sample and Buy

Visit the product page to see pricing options

Technical Support

Submit a technical question or find your regional support number

* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

Features 1
Pin Configurations 1
General Description1
Revision History 2
Specifications
Logic Inputs (CMOS Compatible Logic) 4
Absolute Maximum Ratings 5
Maximum Power Dissipation 5
ESD Caution
Pin Configurations and Function Descriptions
Typical Performance Characteristics7
Test Circuts
Theory of Operation14
Power Supply and Decoupling14

REVISION HISTORY

3/12-Rev. B to Rev. C

Updated FormatUniversal
Deleted PSOP Package and Evaluation Boards (Throughout) 1
Added Pin Configurations and Function Descriptions Sections7
Updated Outline Dimensions
Changes to Ordering Guide19
11/03—Rev. A to Rev. B
Changes to Ordering Cride

Changes to Ordering Guide	4
Changes to TPC 21	8
Updated Outline Dimensions1	9-20

Feedback Resistor Selection	14
Bias Pin and PWDN Features	14
Thermal Shutdown	15
Applications Information	
Multitone Power Ratio (MTPR)	16
Generating DMT	
Power Dissipation	
Thermal Enhancements and PCB Layout	
Thermal Testing	
Air Flow Test Conditions	
Experimental Results	19
Outline Dimensions	
Ordering Guide	

SPECIFICATIONS

@ 25°C, $V_S = \pm 12$ V, $R_L = 100 \Omega$, PWDN0, PWDN1 = (1, 1), $T_{MIN} = -40$ °C, $T_{MAX} = +85$ °C, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$G = +1$, $R_F = 1.5 \text{ k}\Omega$, $V_{OUT} = 0.2 \text{ V p-p}$		380		MHz
	$G = +5$, $R_F = 499 \Omega$, $V_{OUT} < 0.5 V p-p$	69	78		MHz
Bandwidth for 0.1 dB Flatness	$G = +5$, $R_F = 499 \Omega$, $V_{OUT} = 0.2 V p-p$	16	38		MHz
Large Signal Bandwidth	$V_{OUT} = 4 V p - p$		90		MHz
Peaking	$V_{OUT} = 0.2 V p - p < 50 MHz$		0.1		dB
Slew Rate	$V_{OUT} = 4 V p - p, G = +2$		1000		V/µs
Rise and Fall Time	$V_{OUT} = 2 V p - p$		2		ns
Settling Time	0.1%, V _{OUT} = 2 V p-p		23		ns
Input Overdrive Recovery Time	V _{OUT} = 12.5 V p-p		350		ns
NOISE/DISTORTION PERFORMANCE					
Distortion, Single-Ended	$V_{OUT} = 2 V p - p, G = +5, R_F = 499 \Omega$				
Second Harmonic	$f_{c} = 1 \text{ MHz}, R_{L} = 100 \Omega/25 \Omega$	-75/-62	-77/-64		dBc
Third Harmonic	$f_c = 1 \text{ MHz}, R_L = 100 \Omega/25 \Omega$	-88/-74	-93/-76		dBc
Multitone Power Ratio ¹	26 kHz to 1.1 MHz, Z_{LINE} = 100 Ω, P_{LINE} = 20.4 dBm		-75		dBc
IMD	500 kHz, Δf = 10 kHz, R _L = 100 Ω/25 Ω	-84/-80	-88/-85		dBc
IP3	500 kHz, R _L = 100 Ω/25 Ω	42/40	43/41		dBm
Voltage Noise (RTI)	f = 10 kHz		2.6	4.5	nV/√Hz
Input Current Noise	f = 10 kHz		18	21	pA√Hz
INPUT CHARACTERISTICS					
RTI Offset Voltage		-3.0	1.0	+3.0	mV
+Input Bias Current		-45		+45	μA
–Input Bias Current		-75	4	+75	μA
Input Resistance			400		kΩ
Input Capacitance			2		рF
Input Common-Mode Voltage Range		-10		+10	v
Common-Mode Rejection Ratio		58	64		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	Single-ended, $R_L = 100 \Omega$	-11		+11	V
Linear Output Current	$G = 5$, $R_L = 10 \Omega$, $f_1 = 100 \text{ kHz}$, -60 dBc SFDR	400	600		mA
Short-Circuit Current			2000		mA
Capacitive Load Drive			80		рF
POWER SUPPLY					1
Operating Range		±3		±13	V
Quiescent Current	PWDN1, PWDN0 = (1, 1)		12.5	13.2	mA/Amp
	PWDN1, PWDN0 = (1, 0)		8	10	mA/Amp
	PWDN1, PWDN0 = (0, 1)		5	8	mA/Amp
	PWDN1, PWDN0 = (0, 0)		4	6	mA/Amp
Recovery Time	To 95% of I ₀		25	-	μs
Shutdown Current	250 μA out of bias pin		1.5	4.0	mA/Amp
Power Supply Rejection Ratio	$\Delta V_{s} = \pm 1 V$	63	75		dB
OPERATING TEMPERATURE RANGE		-40	-	+85	°C

 1 See Figure 48, R20, R21 = 0 Ω , R1 = open.

@ 25°C, $V_S = \pm 6$ V, $R_L = 100 \Omega$, PWDN0, PWDN1 = (1, 1), $T_{MIN} = -40$ °C, $T_{MAX} = +85$ °C, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$G = +1, R_F = 1.5 \text{ k}\Omega, V_{OUT} = 0.2 \text{ V p-p}$		320		MHz
	$G = +5$, $R_F = 499 \Omega$, $V_{OUT} < 0.5 V p-p$	70	71		MHz
Bandwidth for 0.1 dB Flatness	$G = +5$, $R_F = 499 \Omega$, $V_{OUT} = 0.2 V p-p$	10	15		MHz
Large Signal Bandwidth	V _{OUT} = 1 V rms		80		MHz
Peaking	$V_{OUT} = 0.2 V p - p < 50 MHz$		0.7	1.0	dB
Slew Rate	$V_{OUT} = 4 V p - p, G = +2$		300		V/µs
Rise and Fall Time	$V_{OUT} = 2 V p - p$		2		ns
Settling Time	0.1%, V _{OUT} = 2 V p-p		39		ns
Input Overdrive Recovery Time	V _{OUT} = 6.5 V p-p		350		ns
NOISE/DISTORTION PERFORMANCE					
Distortion, Single-Ended	$G = +5$, $V_{OUT} = 2 V p-p$, $R_F = 499 \Omega$				
Second Harmonic	$f_{c} = 1 \text{ MHz}, R_{L} = 100 \Omega/25 \Omega$	-73/61	-75/-63		dBc
Third Harmonic	$f_{C} = 1 \text{ MHz}, R_{L} = 100 \Omega/25 \Omega$	-80/-68	-82/-70		dBc
Multitone Power Ratio ¹	26 kHz to 138 kHz, $Z_{LINE} = 100 \Omega$, $P_{LINE} = 13 \text{ dBm}$		-68		dBc
IMD	500 kHz, Δ f = 110 kHz, R _L = 100 Ω/25 Ω	-87/-82	-88/-83		dBc
IP3	500 kHz	42/39	42/39		dBm
Voltage Noise (RTI)	f = 10 kHz		4	5	nV/√Hz
Input Current Noise	f = 10 kHz		17	20	pA√Hz
INPUT CHARACTERISTICS					
RTI Offset Voltage		-3.0	0.2	+3.0	mV
+Input Bias Current		-25	10	+25	μA
–Input Bias Current		-30	10	+30	μA
Input Resistance			400		kΩ
Input Capacitance			2		pF
Input Common-Mode Voltage Range		-4		+4	V
Common-Mode Rejection Ratio		60	66		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	Single-Ended, $R_L = 100 \Omega$	-5		+5	V
Linear Output Current	$G = +5$, $R_L = 5 \Omega$, $f = 100 \text{ kHz}$, -60 dBc SFDR	300	420		mA
Short-Circuit Current			830		mA
Capacitive Load Drive	$R_S = 10 \Omega$		50		pF
POWER SUPPLY					
Quiescent Current	PWDN1, PWDN0 = (1, 1)		8	9.7	mA/Amp
	PWDN1, PWDN0 = (1, 0)		6	6.9	mA/Amp
	PWDN1, PWDN0 = (0, 1)		4	5.0	mA/Amp
	PWDN1, PWDN0 = (0, 0)		3	4.1	mA/Amp
Recovery Time	To 95% of I_Q		23		μs
Shutdown Current	250 μA out of bias pin		1.0	2.0	mA/Amp
Power Supply Rejection Ratio	$\Delta V_{s} = \pm 1 V$	63	80		dB .
OPERATING TEMPERATURE RANGE		-40		+85	°C

¹See Figure 48, R20, R21 = 0 Ω , R1 = open.

LOGIC INPUTS (CMOS COMPATIBLE LOGIC)

PWDN0, PWDN1, V_{CC} = ±12 V or ±6 V; full temperature range.

Table 3.

Parameter	Min	Тур	Max	Unit
Logic 1 Voltage	2.2		Vcc	V
Logic 0 Voltage	0		0.8	V

ABSOLUTE MAXIMUM RATINGS

Table 4.

14010 11	
Parameter	Rating
Supply Voltage	26.4 V
Internal Power Dissipation	
SOIC_W_BAT Package ¹	1.4 W
TSSOP_EP Package ²	1.4 W
Input Voltage (Common-Mode)	±Vs
Differential Input Voltage	±Vs
Output Short-Circuit Duration	Observe power derating
	curves
Storage Temperature Range	–65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature Range (Soldering 10 sec)	300°C

¹ Specification is for device on a 4-layer board with 10 inches² of 1 oz copper at 85°C 24-lead SOIC_W_BAT package: $\theta_{JA} = 28^{\circ}C/W$.

2 Specification is for device on a 4-layer board with 9 inches² of 1 oz copper at 85°C 28-lead (TSSOP_EP) package: $\theta_{JA} = 29^{\circ}C/W$.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8016 is limited by the associated rise in junction temperature. The maximum safe junction temperature for a plastic encapsulated device is determined by the glass transition temperature of the plastic, approximately 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. The output stage of the AD8016 is designed for maximum load current capability. As a result, shorting the output to common can cause the AD8016 to source or sink 2000 mA. To ensure proper operation, it is necessary to observe the maximum power derating curves. Direct connection of the output to either power supply rail can destroy the device.



Figure 3. Maximum Power Dissipation vs. Temperature for AD8016 for $T_J = 125 \ ^{\circ}\text{C}$

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Table 5. Pin Function Descriptions

	Pin No.		
SOIC_W_BAT	TSSOP_EP	Mnemonic	Description
1	8	+V1	Positive Power Supply, Amp 1.
2	9	Vout1	Output Signal, Amp 1.
3		V _{INN} 1	Negative Input Signal, Amp 1.
4		V _{INP} 1	Positive Input Signal, Amp1.
5 to 8, 17 to 20		AGND	Analog Ground.
9	18	PWDN0	Power-Down Input 0.
10	20	DGND	Digital Ground.
11	21	-V1	Negative Power Supply, Amp1.
12, 13	1 to 3, 12 to 17, 19, 25 to 28	NC	This pin is not connected internally (see Figure 4 and Figure 5).
14	22	-V2	–V Power Supply, Amp 2.
15	23	BIAS	Quiescent Current Adjust.
16	24	PWDN1	Power-Down Input 1.
21		V _{INP} 2	Positive Input Signal, Amp 2.
22		V _{INN} 2	Negative Input Signal, Amp 2.
23	6	Vout2	Output Signal, Amp 2.
24	7	+V2	Positive Power Supply, Amp 2.
	4	+V _{IN} 2	Positive Input Signal, Amp 2.
	5	$-V_{IN}2$	Negative Input Signal, Amp 2.
	10	-V _{IN} 1	Negative Input Signal, Amp 1.
	11	+V _{IN} 1	Positive Input Signal, Amp 1.
	EP	EPAD	Exposed Pad. The exposed paddle is floating, not electrically connected internally.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Multitone Power Ratio; $V_S = \pm 12 V$, 20.4 dBm Output Power into 100 Ω , Downstream



Figure 7. 100 mV Step Response; G = +5, $V_S = \pm 6$ V, $R_L = 25 \Omega$, Single-Ended



Figure 8. 4 V Step Response; G = +5, $V_S = \pm 6$ V, $RL = 25 \Omega$, Single-Ended



Figure 9. 100 mV Step Response; G = +5, $V_S = \pm 12$ V, $R_L = 25 \Omega$, Single-Ended



Figure 10. 4 V Step Response; G = +5, $V_S = \pm 12$ V, $R_L = 25 \Omega$, Single-Ended



Figure 11. Distortion vs. Frequency; Second Harmonic, $V_S = \pm 12 V$, $R_L = 50 \Omega$, Differential



Figure 12. Distortion vs. Frequency; Second Harmonic, $V_S = \pm 6 V$, $R_L = 50 \Omega$



Figure 13. Distortion vs. Peak Output Current; Second Harmonic, $V_5 = \pm 12$ V, $R_L = 10 \Omega$, f = 100 kHz, Single-Ended



Figure 14. Distortion vs. Frequency; Third Harmonic, $V_S = \pm 12 V$, $R_L = 50 \Omega$, Differential



Figure 15. Distortion vs. Frequency; Third Harmonic, $V_S = \pm 6 V$, $R_L = 50 \Omega$, Differential



Figure 16. Distortion vs. Peak Output Current, Third Harmonic; $V_S = \pm 12 V$, $R_L = 10 \Omega$, G = +5, f = 100 kHz, Single-Ended



Figure 17. Distortion vs. Peak Output Current; Second Harmonic, $V_S = \pm 6 V$, $R_L = 5 \Omega$, f = 100 kHz, Single-Ended



Figure 18. Distortion vs. Output Voltage; Second Harmonic, $V_S = \pm 12 V$, G = +10, f = 1 MHz, $R_L = 50 \Omega$, Differential



Figure 19. Distortion vs. Output Voltage; Second Harmonic, $V_S = \pm 6 V$, G = +10, f = 1 MHz, $R_L = 50 \Omega$, Differential



Figure 20. Distortion vs. Peak Output Current; Third Harmonic, $V_5 = \pm 6 V$, G = +5, $R_L = 5 \Omega$, f = 100 kHz, Single-Ended



Figure 21. Distortion vs. Output Voltage; Third Harmonic, $V_S = \pm 12 V$, G = +10, f = 1 MHz, $R_L = 50 \Omega$, Differential



Figure 22. Distortion vs. Output Voltage, Third Harmonic, $V_S = \pm 6 V$, G = +10, f = 1 MHz, $R_L = 50 \Omega$, Differential



Figure 23. Frequency Response; $V_S = \pm 12 V$, @ PWDN1, PWDN0 Codes



Data Sheet

$\label{eq:G} \begin{array}{l} \mathsf{G}=+2\\ \mathsf{R}_{\mathsf{F}}=1k\Omega\\ \mathsf{V}_{\mathsf{OUT}}=2\mathsf{V}_{\mathsf{STEP}}\\ \mathsf{R}_{\mathsf{L}}=100\Omega \end{array}$ OUTPUT VOLTAGE ERROR (2mV/DIV (0.1%/DIV)) +2mV (-0.1%) 0 -2mV (-0.1%) Vout V_{OUT} - V_{IN} VIN 01019-032 -5 0 5 10 15 20 25 30 35 40 45 TIME (ns) Figure 30. Settling Time 0.1%; $V_S = \pm 12 V$ -20 $V_{OUT} = 2V p-p$ $R_F = 499\Omega$ G = +5 $R_L = 100\Omega$ -30 -40 CROSSTALK (dB) -50 -60 -70 -80 -90 01019-033 1 10 FREQUENCY (MHz) 100 0.03 0.1 500 Figure 31. Output Crosstalk vs. Frequency 1M 360 100 320



Figure 32. Open-Loop Transimpedance and Phase vs. Frequency



AD8016



Figure 34. Output Impedance vs. Frequency @ PWDN1, PWDN0 Codes



Figure 35. Positive Overdrive Recovery; $V_S = \pm 12 V$, G = +5, $R_L = 100 \Omega$

Rev. C | Page 11 of 20

01019-034



Figure 36. Negative Overdrive Recovery; $V_S = \pm 12 V$, G = +5, $R_L = 100 \Omega$



Figure 37. I_Q vs. I_{BIAS} Current; $V_S = \pm 12 V$



Figure 38. I_Q vs. I_{BIAS} Current; $V_S = \pm 6 V$



Figure 39. Output Voltage vs. RLOAD

TEST CIRCUTS



Figure 40. Single-Ended Test Circuit; G = +5



Figure 41. Differential Test Circuit; G = +10

THEORY OF OPERATION

The AD8016 is a current feedback amplifier with high (500 mA) output current capability. With a current feedback amplifier, the current into the inverting input is the feedback signal and the open-loop behavior is that of a transimpedance, dV_{OUT}/dI_{IN} or T_Z . The open-loop transimpedance is analogous to the open-loop voltage gain of a voltage feedback amplifier. Figure 42 shows a simplified model of a current feedback amplifier. Because R_{IN} is proportional to $1/g_m$, the equivalent voltage gain is just $T_Z \times g_m$, where g_m is the transconductance of the input stage. Basic analysis of the follower with gain circuit yields

$$\frac{V_{OUT}}{V_{IN}} = G \times \frac{T_Z(S)}{T_Z(S) + G \times R_{IN} + R_F}$$

where:

$$G = 1 + \frac{R_F}{R_G}$$
$$R_{IN} = \frac{1}{g_m} \approx 25 \,\Omega$$

Recognizing that $G \times R_{IN} \ll R_F$ for low gains, the familiar result of constant bandwidth with gain for current feedback amplifiers is evident, the 3 dB point being set when $|T_Z| = R_F$. Of course, for a real amplifier there are additional poles that contribute excess phase and there is a value for R_F below which the amplifier is unstable. Tolerance for peaking and desired flatness determines the optimum R_F in each application.



Figure 42. Simplified Block Diagram

The AD8016 is the first current feedback amplifier capable of delivering 400 mA of output current while swinging to within 2 V of either power supply rail. This enables full CO ADSL performance on only 12 V rails, an immediate 20% power saving. The AD8016 is also unique in that it has a power management system included on-chip. It features four user programmable power levels (all of which provide a low output impedance of the driver), as well as the provision for complete shutdown (high impedance state). Also featured is a thermal shutdown with alarm signal.

POWER SUPPLY AND DECOUPLING

The AD8016 should be powered with a good quality (that is, low noise) dual supply of ± 12 V for the best distortion and multitone power ratio (MTPR) performance. Careful attention must be paid to decoupling the power supply pins. A 10 μ F capacitor located in near proximity to the AD8016 is required to provide good decoupling for lower frequency signals. In addition, 0.1 μ F decoupling capacitors should be located as close to each of the four power supply pins as is physically possible. All ground pins should be connected to a common low impedance ground plane.

FEEDBACK RESISTOR SELECTION

In current feedback amplifiers, selection of feedback and gain resistors has an impact on the MTPR performance, bandwidth, and gain flatness. Take care in selecting these resistors so that optimum performance is achieved. Table 6 below shows the recommended resistor values for use in a variety of gain settings. These values are suggested as a good starting point when designing for any application.

Table 6. Resistor Selection Guide

Gain	R _F (Ω)	R _G (Ω)
+1	1000	∞
-1	500	500
+2	650	650
+5	750	187
+10	1000	111

BIAS PIN AND PWDN FEATURES

The AD8016 is designed to cover both central office (CO) and customer premise equipment (CPE) ends of an xDSL application. It offers full versatility in setting quiescent bias levels for the particular application from full on to reduced bias (in three steps) to full off (via BIAS pin). This versatility gives the modem designer the flexibility to maximize efficiency while maintaining reasonable levels of MTPR performance. Optimizing driver efficiency while delivering the required DMT power is accomplished with the AD8016 through the use of onchip power management features. Two digitally programmable logic pins, PWDN1 and PWDN0, may be used to select four different bias levels: 100%, 60%, 40%, and 25% of full quiescent power (see Table 7).

PWDN1 Code	PWDN0 Code	Quiescent Bias Level
1	1	100% (full on)
1	0	60%
0	1	40%
0	0	25% (low Z _{OUT} but not off)
Х	х	Full off (high Z _{oυτ} via 250 μA pulled out of BIAS pin)

Data Sheet

The bias level can be controlled with TTL logic levels (high = 1) applied to the PWDN1 and PWDN0 pins alone or in combination with the BIAS control pin. The DGND or digital ground pin is the logic ground reference for the PWDN1 and PWDN0 pins. In typical ADSL applications where ± 12 V or ± 6 V supplies (also single supplies) are used, the DGND pin is connected to analog ground.

The BIAS control pin by itself is a means to continuously adjust the AD8016 internal biasing and, thus, quiescent current IQ. By pulling out a current of 0 µA (or open) to approximately200 µA, the quiescent current can be adjusted from 100% (full on) to a full off condition. The full off condition yields a high output impedance. Because of an on-chip resistor variation of up to $\pm 20\%$, the actual amount of current required to fully shut down the AD8016 can vary. To institute a full chip shutdown, a pulldown current of 250 µA is recommended. See Figure 43 for the logic drive circuit for complete amplifier shutdown. Figure 37 and Figure 38 show the relationship between current pulled out of the BIAS pin (IBIAS) and the supply current (IQ). A typical shutdown IQ is less than 1 mA total. Alternatively, an external pull-down resistor to ground or a current sink attached to the BIAS pin can be used to set I_Q to lower levels (see Figure 44). The BIAS pin may be used in combination with the PWDN1 and PWDN0 pins; however, diminished MTPR performance may result when I_Q is lowered too much. Current pulled away from the BIAS pin shunts away a portion of the internal bias current. Setting PWDN1 or PWDN0 to Logic 0 also shunts away a portion of the internal bias current. The reduction of quiescent bias levels due to the use of PWDN1 and PWDN0 is consistent with the percentages established in Table 7. When PWDN0 alone is set to Logic 0, and no other means of reducing the internal bias currents is used, full-rate ADSL signals may be driven while maintaining reasonable levels of MTPR.



Figure 43. Logic Drive of BIAS Pin for Complete Amplifier Shutdown

THERMAL SHUTDOWN

The AD8016 ARB is designed to incorporate shutdown protection against accidental thermal overload. In the event of thermal overload, the AD8016 was designed to shut down at a junction temperature of 165°C and return to normal operation at a junction temperature 140°C. The AD8016 continues to operate, cycling on and off, as long as the thermal overload condition remains. The frequency of the protection cycle depends on the ambient environment, severity of the thermal overload condition, the power being dissipated, and the thermal mass of the PCB beneath the AD8016. When the AD8016 begins to cycle due to thermal stress, the internal shutdown circuitry draws current out of the node connected in common with the BIAS pin, while the voltage at the BIAS pin goes to the negative rail. When the junction temperature returns to 140°C, current is no longer drawn from this node, and the BIAS pin voltage returns to the positive rail. Under these circumstances, the BIAS pin can be used to trip an alarm indicating the presence of a thermal overload condition.

Figure 44 also shows three circuits for converting this signal to a standard logic level.



APPLICATIONS INFORMATION

The AD8016 dual amplifier forms an integrated single-channel ADSL line driver. The AD8016 may be applied in driving modulated signals including discrete multitone (DMT) in either direction; upstream from CPE to the CO and downstream from CO to CPE. The most significant thermal management challenge lies in driving downstream information from CO sites to the CPE. Driving xDSL information downstream suggests the need to locate many xDSL modems in a single CO site. The implication is that several modems will be placed onto a single printed circuit board residing in a card cage located in a variety of ambient conditions. Environmental conditioners such as fans or air conditioning may or may not be available, depending on the density of modems and the facilities contained at the CO site. To achieve long-term reliability and consistent modem performance, designers of CO solutions must consider the wide array of ambient conditions that exist within various CO sites.

MULTITONE POWER RATIO (MTPR)

ADSL systems rely on discrete multitone modulation to carry digital data over phone lines. DMT modulation appears in the frequency domain as power contained in several individual frequency subbands, sometimes referred to as tones or bins, each of which is uniformly separated in frequency. (See Figure 6 for an example of downstream DMT signals used in evaluating MTPR performance.) A uniquely encoded, quadrature amplitude modulation (QAM) signal occurs at the center frequency of each subband or tone. Difficulties arise when decoding these subbands if a QAM signal from one subband is corrupted by the QAM signal(s) from other subbands, regardless of whether the corruption comes from an adjacent subband or harmonics of other subbands. Conventional methods of expressing the output signal integrity of line drivers, such as spurious-free dynamic range (SFDR), single-tone harmonic distortion or THD, twotone intermodulation distortion (IMD), and third-order intercept (IP3) become significantly less meaningful when amplifiers are required to drive DMT and other heavily modulated waveforms. A typical xDSL downstream DMT signal may contain as many as 256 carriers (subbands or tones) of QAM signals. MTPR is the relative difference between the measured power in a typical subband (at one tone or carrier) vs. the power at another subband specifically selected to contain no QAM data. In other words, a selected subband (or tone) remains open or void of intentional power (without a QAM signal), yielding an empty frequency bin. MTPR, sometimes referred to as the empty bin test, is typically expressed in dBc, similar to expressing the relative difference between single-tone fundamentals and second or third harmonic distortion components.

See Figure 6 for a sample of the ADSL downstream spectrum showing MTPR results while driving 20.4 dBm of power onto a 100 Ω line. Measurements of MTPR are typically made at the output (line side) of ADSL hybrid circuits. MTPR can be affected by the components contained in the hybrid circuit, including the quality of the capacitor dielectrics, voltage ratings, and the turns ratio of the selected transformers. Other components aside, an ADSL driver hybrid containing the AD8016 can be optimized for the best MTPR performance by selecting the turns ratio of the transformers. The voltage and current demands from the differential driver changes, depending on the transformer turns ratio. The point on the curve indicating maximum dynamic headroom is achieved when the differential driver delivers both the maximum voltage and current while maintaining the lowest possible distortion. Below this point, the driver has reserve current-driving capability and experiences voltage clipping. Above this point, the amplifier runs out of current drive capability before the maximum voltage drive capability is reached. Because a transformer reflects the secondary load impedance back to the primary side by the square of the turns ratio, varying the turns ratio changes the load across the differential driver. The following equation may be used to calculate the load impedance across the output of the differential driver, reflected by the transformers, from the line side of the xDSL driver hybrid.

$$Z' \equiv \frac{Z_2}{\left(2 \times N\right)^2}$$

where:

Z' is the primary side impedance as seen by the differential driver.

 Z_2 is the line impedance.

N is the transformer turns ratio.

Figure 45 shows the dynamic headroom in each subband of a downstream DMT waveform vs. turns ratio running at 100% and 60% of the quiescent power while maintaining -65 dBc of MTPR at V_s = ± 12 V.



Figure 45. Dynamic Headroom vs. XFMR Turns Ratio, $V_s = \pm 12 V$

Once an optimum turns ratio is determined, the amplifier has an MTPR performance for each setting of the power-down pins. Table 8 demonstrates the effects of reducing the total power dissipated by using the PWDN pins on MTPR performance when driving 20.4 dBm downstream onto the line with a transformer turns ratio of 1:1.4.

Table 8. Dynamic Power Dissipation of DownstreamTransmission

PWDN1	PWDN0	PD (W)	MTPR
1	1	1.454	–78 dBc
1	0	1.262	–75.3 dBc
0	1	1.142	–57.2 dBc
0 ¹	0	0.120	N/A

¹ This mode is quiescent power dissipation.

GENERATING DMT

At this time, DMT modulated waveforms are not typically menu selectable items contained within arbitrary waveform generators. Even using AWG software to generate DMT signals, AWGs that are available today may not deliver DMT signals sufficient in performance with regard to MTPR due to limitations in the DAC and output drivers used by AWG manufacturers. Similar to evaluating single-tone distortion performance of an amplifier, MTPR evaluation requires a DMT signal generator capable of delivering MTPR performance better than that of the driver under evaluation.

POWER DISSIPATION

To properly size the heat sinking area for the user's application, it is important to consider the total power dissipation of the AD8016. The dc power dissipation for $V_{\rm IN}$ = 0 V is $I_{\rm Q}$ ($V_{\rm CC}-V_{\rm EE}$), or 2 \times $I_{\rm Q}$ \times $V_{\rm S}$.

For the AD8016 powered on +12 V and -12 V supplies (\pm V_s), the number is 0.6 W. In a differential driver circuit (Figure 41), one can use symmetry to simplify the computation for a dc input signal.

$$P_D = 2 \times I_Q \times V_S + 4 \times (V_S - V_{OUT}) \frac{V_{OUT}}{R_I}$$

where:

 V_{OUT} is the peak output voltage of an amplifier.

This formula is slightly pessimistic due to the fact that some of the quiescent supply current is commutated during sourcing or sinking current into the load. For a sine wave source, integration over a half cycle yields

$$P_{D} = 2 \times I_{Q} \times V_{S} + 2 \left(\frac{4V_{OUT}V_{S}}{\pi R_{L}} - \frac{V_{OUT}^{2}}{R_{L}} \right)$$

The situation is more complicated with a complex modulated signal. In the case of a DMT signal, taking the equivalent sine wave power overestimates the power dissipation by \sim 23%. For example:

 $P_{OUT} = 23.4 \text{ dBm} = 220 \text{ mW}$ $V_{OUT} @ 50 \Omega = 3.31 \text{ V rms}$ $V_{OUT} = 2.354 \text{ V}$

at each amplifier output, which yields a P_D of 1.81 W.

Through measurement, a DMT signal of 23.4 dBm requires 1.47 W of power to be dissipated by the AD8016. Figure 46 shows the results of calculation and actual measurements detailing the relationship between the power dissipated by the AD8016 vs. the total output power delivered to the back termination resistors and the load combined. A 1:2 transformer turns ratio was used in the calculations and measurements.



Figure 46. Power Dissipation vs. Output Power (Including Back Terminations), See Figure 9 for Test Circuit

THERMAL ENHANCEMENTS AND PCB LAYOUT

There are several ways to enhance the thermal capacity of the CO solution. Additional thermal capacity can be created using enhanced PCB layout techniques such as interlacing (sometimes referred to as stitching or interconnection) of the layers immediately beneath the line driver. This technique serves to increase the thermal mass or capacity of the PCB immediately beneath the driver. The AD8016 in a TSSOP_EP (ARE model) package can be designed to operate in the CO solution using prudent measures to manage the power dissipation through careful PCB design. The ARE package is available for use in designing the highest density CO solutions. Maximum heat transfer to the PCB can be accomplished using the ARE package when the thermal slug is soldered to an exposed copper pad directly beneath the AD8016. Optimum thermal performance can be achieved in the ARE package only when the back of the package is soldered to a PCB designed for maximum thermal capacity (see Figure 48). Thermal experiments with the ARE package were conducted without soldering the heat slug to the PCB. Heat transfer was through physical contact only. The following offers some insight into the AD8016 power dissipation and relative junction temperature, as well as the effects of PCB size and composition on the junction-to-air thermal resistance or θ_{IA} .

THERMAL TESTING

A wind tunnel study was conducted to determine the relationship between thermal capacity (that is, printed circuit board copper area), air flow, and junction temperature. Junction-toambient thermal resistance, θ_{JA} , was also calculated for the AD8016 ARE and AD8016 ARB packages. The AD8016 was operated in a noninverting differential driver configuration, typical of an xDSL application yet isolated from any other modem components. Testing was conducted using a 1 oz. copper board in an ambient temperature of ~24°C over air flows of 200, 150, 100, and 50 linear feet per minute (LFM) (0.200 and 400 for AD8016 ARE) and for the ARB packages as well as in still air. The 4-layer PCB was designed to maximize the area of copper on the outer two layers of the board, while the inner layers were used to configure the AD8016 in a differential driver circuit. The PCB measured 3 inches × 4 inches in the beginning of the study and was progressively reduced in size to approximately 2 inches × 2 inches. The testing was performed in a wind tunnel to control airflow in units of LFM. The tunnel is approximately 11 inches in diameter.

AIR FLOW TEST CONDITIONS

DUT Power

A typical DSL DMT signal produces about 1.5 W of power dissipation in the AD8016 package. The fully biased (PWDN0 and PWDN1 = Logic 1) quiescent current of the AD8016 is ~25 mA. A 1 MHz differential sine wave at an amplitude of 8 V p-p/amplifier into an R_{LOAD} of 100 Ω differential (50 Ω per side) produces the 1.5 W of power typical in the AD8016 device. (See the Power Dissipation section for details.)

Thermal Resistance

The junction-to-case thermal resistance (θ_{JC}) of the AD8016 ARB or SOIC_W_BAT package is 8.6°C/W and for the AD8016 ARE or TSSOP_EP it is 5.6°C/W. These package specifications were used in this study to determine junction temperature based on the measured case temperature.

PCB Dimensions of a Differential Driver Circuit

Several components are required to support the AD8016 in a differential driver circuit. The PCB area necessary for these components (that is, feedback and gain resistors, ac-coupling and decoupling capacitors, termination and load resistors) dictated the area of the smallest PCB in this study, 4.7 square inches. Further reduction in PCB area, although possible, has consequences in terms of the maximum operating junction temperature method of thermal enhancement.) A cooling fan that draws moving air over the PCB and xDSL drivers, while not always required, may be useful in reducing the operating temperature.

EXPERIMENTAL RESULTS

The experimental data suggests that for both packages, and a PCB as small as 4.7 square inches, reasonable junction temperatures can be maintained even in the absence of air flow. The graph in Figure 47 shows junction temperature vs. airflow for various dimensions of 1 oz. copper PCBs at an ambient temperature of 24°C in the ARB package. For the worst-case package, the AD8016 ARB and the worst-case PCB at 4.7 square inches, the extrapolated junction temperature for an ambient environment of 85°C would be approximately 132°C with 0 LFM of airflow. If the target maximum junction temperature of the AD8016 ARB is 125°C, a 4-layer PCB with 1 oz. copper covering the outer layers and measuring 9 square inches is required with 0 LFM of air flow.

Note that the AD8016 ARE is targeted at xDSL applications other than full-rate CO ADSL. The AD8016 ARE is targeted at g.lite and other xDSL applications where reduced power dissipation can be achieved through a reduction in output power. Extreme temperatures associated with full-rate ADSL using the AD8016 ARE should be avoided whenever possible.



Figure 47. Junction Temperature vs. Air Flow



Figure 48. Junction-to-Ambient Thermal Resistance vs. PCB Area



Figure 49. Junction-to-Ambient Thermal Resistance vs. PCB Area

OUTLINE DIMENSIONS



9.80 3.55 9.70 3.50 9.60 3.45 88888 Ħ Ħ 8888 AAAA A A Ħ Ħ A A A A A 3.05 4.50 EXPOSED PAD (Pins Up) 6.40 BSC 4.40 3.00 4.30 2.95 H H H ŀ H H H Н Н BOTTOM VIEW TOP VIEW 1.05 -1.20 MAX FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. 1.00 8 +68 ŧ 0.80 0 0.15 0.20 →∏→ 0.75 0.65 BSC 0.30 SEATING 0.05 0.09 0.19 PLANE 0.60 COPLANARITY 0.10 0.45 02-23-2012-A COMPLIANT TO JEDEC STANDARDS MO-153-AET

Figure 51. 28-Lead Thin Shrink Small Outline With Exposed Pad [TSSOP_EP] (RE-28-1) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD8016ARBZ	–40°C to +85°C	24-Lead SOIC_W_BAT	RB-24
AD8016ARBZ-REEL	-40°C to +85°C	24-Lead SOIC_W_BAT	RB-24
AD8016AREZ	-40°C to +85°C	28-Lead TSSOP_EP	RE-28-1
AD8016AREZ-REEL	-40°C to +85°C	28-Lead TSSOP_EP	RE-28-1
AD8016AREZ-REEL7	–40°C to +85°C	28-Lead TSSOP_EP	RE-28-1

 1 Z = RoHS Compliant Part.

©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D01019-0-3/12(C)



www.analog.com