

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver

High-Performance Silicon-Gate CMOS

MC74HC541A, MC74HCT541A

The MC74HC541A/MC74HCT541A is identical in pinout to the LS541. The MC74HC541A inputs are compatible with Standard CMOS outputs. External pull-up resistors make them compatible with LSTTL outputs. The MC74HCT541A may be used as a level converter for interfacing TTL or NMOS outputs to high speed CMOS inputs.

The HC541A/HCT541A is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

The HC541A is similar in function to the HC540A, which has inverting outputs.

Features


- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7 A Requirements
- Chip Complexity: 134 FETs or 33.5 Equivalent Gates
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant






SOIC-20 DW SUFFIX CASE 751D TSSOP-20 DT SUFFIX CASE 948E

PIN ASSIGNMENT



MARKING DIAGRAMS



YY, Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE

| | Inputs | Output V | | | |
|-----|--------|----------|----------|--|--|
| OE1 | OE2 | Α | Output Y | | |
| L | L | L | L | | |
| L | L | Н | Н | | |
| Н | X | X X | Z | | |
| Χ | Н | Х | Z | | |
| | | | | | |

X = Don't Care Z = High Impedance

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.




Figure 1. Logic Diagram

MAXIMUM RATINGS

| Symbol | Parameter | | Value | Unit |
|----------------------|--|--|------------------------------|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +6.5 | V |
| V _{IN} | DC Input Voltage | | -0.5 to V _{CC} +0.5 | V |
| V _{OUT} | DC Output Voltage | | -0.5 to V _{CC} +0.5 | ٧ |
| I _{IN} | DC Input Diode Current, per Pin | | ±20 | mA |
| I _{OUT} | DC Input Diode Current, Per Pin | | ±35 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | | ±75 | mA |
| I _{IK} | Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC}) | | ±20 | mA |
| I _{OK} | Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC}) | | ±20 | mA |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 secs | | 260 | °C |
| TJ | Junction Temperature Under Bias | | +150 | °C |
| θ_{JA} | Thermal Resistance (Note 1) | SOIC-20W WQFN20 QFN20 TSSOP-20 | 96 99 111 150 | °C/W |
| P _D | Power Dissipation in Still Air at 25°C | SOIC-20W WQFN20 QFN20 TSSOP-20 | 1302 1256 1127 833 | mW |
| MSL | Moisture Sensitivity | | Level 1 | - |
| F _R | Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | _ |
| V _{ESD} | ESD Withstand Voltage (Note 2) | Human Body Model Charged Device Model | > 4000 > 1000 | V |
| I _{LATCHUP} | Latchup Performance (Note 3) | | ±100 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
- 2. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.
- 3. Tested to EIA/JÉSD78 Class II.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|--|-----------------|--------------------|------|
| MC74HC | | | | |
| V _{CC} | DC Supply Voltage | 2.0 | 6.0 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Note 4) | 0 | V _{CC} | V |
| T _A | Operating Free-Air Temperature | - 55 | +125 | °C |
| t _r , t _f | Input Rise or Fall Time $ \begin{array}{c} V_{CC} = 2.0 \ V \\ V_{CC} = 4.5 \ V \\ V_{CC} = 6.0 \ V \\ \end{array} $ | 0 0 0 | 1000 500 400 | ns |
| MC74HCT | | _ | | |
| V _{CC} | DC Supply Voltage | 4.5 | 5.5 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Note 4) | 0 | V _{CC} | V |
| T _A | Operating Free-Air Temperature | - 55 | +125 | °C |
| t _r , t _f | Input Rise or Fall Time | 0 | 500 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC CHARACTERISTICS (MC74HC541A)

| | | Guaranteed Limit | | imit | | | |
|-----------------|---|---|--------------------------|------------------------------|------------------------------|------------------------------|------|
| Symbol | Parameter | Condition | V _{CC} V | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V _{OUT} = 0.1 V I _{OUT} ≤ 20 μA | 2.0 3.0 4.5 6.0 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $V_{OUT} = V_{CC} - 0.1 \text{ V}$ $ I_{OUT} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{IN} = V_{IL}$ $ I_{OUT} \le 20 \mu A$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $\begin{split} V_{IN} = V_{IL} & & I_{OUT} \leq 3.6 \text{ mA} \\ & I_{OUT} \leq 6.0 \text{ mA} \\ & I_{OUT} \leq 7.8 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{IN} = V_{IH}$ $ I_{OUT} \le 20 \mu A$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $\begin{split} V_{IN} = V_{IH} & & I_{OUT} \leq 3.6 \text{ mA} \\ & I_{OUT} \leq 6.0 \text{ mA} \\ & I_{OUT} \leq 7.8 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| l _{OZ} | Maximum 3-State Leakage Current | Output in High Impedance State $V_{IN} = V_{IL}$ or V_{IH} $V_{OUT} = V_{CC}$ or GND | 6.0 | ±0.5 | ±5.0 | ±10.0 | μΑ |
| Icc | Maximum Quiescent Supply Current (per Package) | $V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$ | 6.0 | 4 | 40 | 160 | μΑ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC CHARACTERISTICS (MC74HC541A)

| | | | Guaranteed Limit | | mit | |
|--|--|--------------------------|-----------------------|-----------------------|-----------------------|------|
| Symbol | Parameter | V _{CC} V | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input A to Output Y (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 80 30 18 15 | 100 40 23 20 | 120 55 28 25 | ns |
| t _{PLZ} , t _{PHZ} | Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 110 45 25 21 | 140 60 31 26 | 165 75 38 31 | ns |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 110 45 25 21 | 140 60 31 26 | 165 75 38 31 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 60 22 12 10 | 75 28 15 13 | 90 34 18 15 | ns |
| C _{IN} | Maximum Input Capacitance | | 10 | 10 | 10 | pF |
| C _{OUT} | Maximum 3-State Output Capacitance (High Impedance State Output) | | 15 | 15 | 15 | pF |

| ĺ | | | Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V | |
|---|----------|---|--|----|
| | C_{PD} | Power Dissipation Capacitance (Per Buffer) (Note 5) | 35 | pF |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$.

DC CHARACTERISTICS (MC74HCT541A)

| | | | V _{CC} | Guara | | | |
|-----------------|--|--|-----------------|-------------|---------------|------------|------|
| Symbol | Parameter | Condition | v | -55 to 25°C | ≤ 85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $V_{out} = 0.1 V \text{ or } V_{CC} - 0.1 V$ $ I_{out} \le 20 \ \mu A$ | 4.5 5.5 | 2.0 2.0 | 2.0 2.0 | 2.0 2.0 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $V_{out} = 0.1 V \text{ or } V_{CC} - 0.1 V$ $ I_{out} \le 20 \ \mu A$ | 4.5 5.5 | 0.8 0.8 | 0.8 0.8 | 0.8 0.8 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 4.5 5.5 | 4.4 5.4 | 4.4 5.4 | 4.4 5.4 | V |
| | | $V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 6.0 \text{ mA}$ | 4.5 | 3.98 | 3.84 | 3.70 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$ | 4.5 5.5 | 0.1 0.1 | 0.1 0.1 | 0.1 0.1 | V |
| | | $V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 6.0 \text{ mA}$ | 4.5 | 0.26 | 0.33 | 0.40 | |
| l _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 5.5 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{OZ} | Maximum 3-State Leakage Current | Output in High Impedance State $V_{in} = V_{IL}$ or V_{IH} $V_{out} = V_{CC}$ or GND | 5.5 | ±0.5 | ±5.0 | ±10.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 5.5 | 4 | 40 | 160 | μΑ |
| ΔI_{CC} | Additional Quiescent Supply Current | V _{in} = 2.4 V, Any One Input | | ≥ -55°C | 25 to | 125°C | |
| | | $V_{in} = V_{CC}$ or GND, Other Inputs $I_{out} = 0 \mu A$ | 5.5 | 2.9 | 2 | .4 | mA |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


AC CHARACTERISTICS (MC74HCT541A)

| | | | Guaranteed Limit | | | |
|--|--|-------------|------------------|--------|------|--|
| Symbol | Parameter | −55 to 25°C | ≤85°C | ≤125°C | Unit | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input A to Output Y (Figures 2 and 3) | 23 | 28 | 32 | ns | |
| t _{PLZ} , t _{PHZ} | Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 3) | 30 | 34 | 38 | ns | |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 3) | 30 | 34 | 38 | ns | |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 2 and 3) | 12 | 15 | 18 | ns | |
| C _{in} | Maximum Input Capacitance | 10 | 10 | 10 | pF | |
| C _{out} | Maximum 3-State Output Capacitance (Output in High Impedance State) | 15 | 15 | 15 | pF | |

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|---|---|----|
| C_{PD} | Power Dissipation Capacitance (Per Buffer)* | 55 | pF |


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. *Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$.

^{6.} Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.



| Test | Switch Position | CL | R _L |
|-------------------------------------|-----------------|-------|----------------|
| t _{PLH} / t _{PHL} | Open | 50 pF | 1 kΩ |
| t _{PLZ} / t _{PZL} | V _{CC} | | |
| t _{PHZ} / t _{PZH} | GND | | |

Figure 2. Test Circuit



| Device | V _{IN} , V | V _m , V |
|-------------|---------------------|-----------------------|
| MC74HC541A | V _{CC} | 50% x V _{CC} |
| MC74HCT541A | 3 V | 1.3 V |

Figure 3. Switching Waveforms

 $^{^{\}star}C_{L}$ Includes probe and jig capacitance

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9)

Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS

OE1, OE2 (PINS 1, 19)

Output enables (active-low). When a low voltage is applied to both of these pins, the outputs are enabled and the

device functions as an non-inverting buffer. When a high voltage is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11)

Device outputs. Depending upon the state of the output enable pins, these outputs are either non-inverting outputs or high-impedance outputs.




Figure 4. Logic Detail

ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|--------------------|-------------|--------------|-----------------------|
| MC74HC541ADWG | HC541A | SOIC-20 Wide | 38 Units / Rail |
| MC74HC541ADWR2G | HC541A | SOIC-20 Wide | 1000 / Tape & Reel |
| MC74HC541ADWR2G-Q* | HC541A | SOIC-20 Wide | 1000 / Tape & Reel |
| MC74HC541ADTG | HC 541A | TSSOP-20 | 75 Units / Rail |
| MC74HC541ADTR2G | HC 541A | TSSOP-20 | 2500 / Tape & Reel |
| MC74HC541ADTR2G-Q* | HC 541A | TSSOP-20 | 2500 / Tape & Reel |
| MC74HCT541ADWG | HCT541A | SOIC-20 Wide | 38 Units / Rail |
| MC74HCT541ADWR2G | HCT541A | SOIC-20 Wide | 1000 / Tape & Reel |
| MC74HCT541ADTR2G | HCT 541A | TSSOP-20 | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*-}Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.






SOIC-20 WB CASE 751D-05 **ISSUE H**

DATE 22 APR 2015

SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


| | MILLIMETERS | | | |
|-----|-------------|-------|--|--|
| DIM | MIN | MAX | | |
| Α | 2.35 | 2.65 | | |
| A1 | 0.10 | 0.25 | | |
| b | 0.35 | 0.49 | | |
| С | 0.23 | 0.32 | | |
| D | 12.65 | 12.95 | | |
| E | 7.40 | 7.60 | | |
| е | 1.27 BSC | | | |
| Н | 10.05 | 10.55 | | |
| h | 0.25 | 0.75 | | |
| L | 0.50 | 0.90 | | |
| A | 0 ° | 7 ° | | |

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | SOIC-20 WB | | PAGE 1 OF 1 |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

0.100 (0.004) -T- SEATING

16X

1.26


SOLDERING FOOTPRINT


- 7.06




TSSOP-20 WB CASE 948E ISSUE D

DATE 17 FEB 2016








NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
- (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 6.40 | 6.60 | 0.252 | 0.260 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | | 0.026 BSC | |
| Н | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 BSC | |
| М | ٥° | 80 | ٥° | 80 |

GENERIC MARKING DIAGRAM*



= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | TSSOP-20 WB | | PAGE 1 OF 1 |

DIMENSIONS: MILLIMETERS

0.65

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

0.36

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

