
LTR								F	REVISI	ONS										
					i	DESCR	RIPTION	N					DA	ATE (Y	R-MO-I	DA)		APPR	ROVED	
А						device ( ooilerpla								01-(	05-10		Rayı	mond M	1onnin	
В	Upda - LT		erplate	paragr	aphs to	o the cu	ırrent M	1IL-PRI	F-3853	5 requi	rement	ts.		09-0	08-12		Thor	mas M.	Hess	
PEV		т—-		Τ			<del></del>			1								1	T	
REV													<u> </u>			<u> </u>				
SHEET	R	R	R	R																
SHEET REV	B 15	B 16	B 17	B 18																
SHEET	15	<u> </u>	ļ		,		В	В	В	В	В	В	В	В	В	В	В	В	В	В
SHEET REV SHEET	15	<u> </u>	ļ	18			B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 8	B 9	B 10	B 11	B 12	B 13	B 14
SHEET REV SHEET REV STATUS	15	<u> </u>	ļ	18 REV SHE		D BY									-					
SHEET REV SHEET REV STATUS OF SHEETS	15	<u> </u>	ļ	18 REV SHE	EET PAREI	D BY onica L	1	2			5	6 EFEN	7	8 UPPL	9 _Y CE	10	11 COL	12 <b>UMB</b>	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15 NDAF OCIR(	16	ļ	18 REV SHE PRE	PAREI MG	onica L	1 Poelki	2 ing			5	6 EFEN	7 ISE SI	8 UPPL	9 _Y CE	10 ENTER O 432	11 R COL 218-39	12 <b>UMB</b>	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15	16	ļ	18 REV SHE PRE	PAREI MG	onica L BY Raymon	1 Poelki	2 ing			5	6 EFEN	7 ISE SI	8 UPPL	9 -Y CE	10 ENTER O 432	11 R COL 218-39	12 <b>UMB</b>	13	
SHEET  REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STAI MICRO DRA  THIS DRAWIN	NDAF OCIRCAWIN	RD CUIT G	17	18 REV SHE PRE	PAREI Mo CKED R	onica L BY Raymon	1 Poelki	ing nin		4	DI	6 EFEN CC	7 ISE SIOLUM	UPPL	9 LY CE, OHIO	10 ENTER O 432 Secc.dla	11 R COL 218-3: a.mil	12 LUMB 990	13	14
SHEET  REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STA MICRO DR/	NDAF DCIRO AWIN	RD CUIT G	17	18 REV SHE PREI	PAREI Me CKED R	BY Raymon	Poelki	ing nin		MIC SYI	DI CROC	EFEN CC	7 ISE SI OLUM http  UIT, I	UPPL MBUS D://ww	9 LY CE , OHIO ww.ds	10 ENTER O 432 SCC.dl	11 R COL 218-33 a.mil ANCE E BIN	12 LUMB 990	us MOS,	14
SHEET  REV SHEET  REV STATUS OF SHEETS  PMIC N/A  STA MICRO DR/	NDAF DCIRO AWIN NG IS A SE BY RTMEN NCIES O	RD CUIT G	BLE	18 REV SHE PREI	PAREI Me CKED R	BY Raymon D BY Michael	Poelki	ing nin		MIC SYI	DI CROC	EFEN CC	7 ISE SI OLUM http	UPPL MBUS D://ww	9 LY CE , OHIO ww.ds	10 ENTER O 432 SCC.dl	11 R COL 218-33 a.mil ANCE E BIN	12 LUMB 990	us MOS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAI MICRO DRA  THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	NDAF OCIRO AWIN NG IS A ISE BY RTMEN NCIES ( NT OF I	RD CUIT G VAILAI ALL ITS OF THE DEFEN	BLE	18 REV SHE PREI	PAREI Mo CKED R ROVEI	BY Raymon D BY Michael	1 Poelkind Monniel A. Frye	ing nin		MIC SYI CO	DI CROC	EFEN CC CIRC RONG ER, M	7 ISE SI OLUM http  UIT, I	BUPPL MBUS D://www DIGIT PRES	9 LY CE , OHIO ww.ds	ADVA	ANCE E BIN	J12  LUMB 990  ED CN NARY	MOS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAI MICRO DRA  THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	NDAF DCIRO AWIN NG IS A SE BY RTMEN NCIES O	RD CUIT G VAILAI ALL ITS OF THE DEFEN	BLE	18 REV SHE PREI	PAREI Mo CKED R ROVEI	BY Raymon D BY Michael APPRO 89-0	1 Poelkind Monniel A. Frye	ing nin		MIC SYI CO	DI CROC NCHI PUNTI	EFEN CO CIRC RONG ER, M	7 ISE SI OLUM http UIT, I OUS	BUPPLIBUS DIGITIPRES OLITH	9 LY CE , OHIO ww.ds	ADVA	ANCE E BIN	12 LUMB 990	MOS,	14


DSCC FORM 2233 APR 97

## 1. SCOPE


- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:












For device class V:











- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54AC163	Synchronous presettable binary counter

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

<u>Device class</u>	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
O or V	Certification and qualification to MII -PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

## 1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier
Χ	CDFP4-F16	16	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V <sub>CC</sub> )	0.5 V dc to +7.0 V dc
DC input voltage range (V <sub>IN</sub> )	0.5 V dc to $V_{CC}$ + 0.5 V dc
DC output voltage range (V <sub>OUT</sub> )	0.5 V dc to $V_{CC}$ + 0.5 V dc
Clamp diode current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC output current	±50 mA
DC V <sub>CC</sub> or GND current (per pin)	±50 mA
Storage temperature range (T <sub>STG</sub> )	65°C to +150°C
Maximum power dissipation (P <sub>D</sub> )	500 mW
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> )	See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	+175°C 4/
• • •	_

# 1.4 Recommended operating conditions. 2/3/5/

Supply voltage range (V <sub>CC</sub> )	+2.0 V dc to +6.0 V dc
Input voltage range (V <sub>IN</sub> )	+0.0 V dc to V <sub>CC</sub>
Output voltage range (V <sub>OUT</sub> )	+0.0 V dc to $V_{CC}$
Case operating temperature range (T <sub>C</sub> )	-55°C to +125°C
Input rise or fall times $(\Delta V/\Delta t)$ :	
V <sub>cc</sub> = 3.6 V	0 to10 ns
V <sub>CC</sub> = 5.5 V	0 to 8 ns

<sup>5</sup>/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions: V<sub>IH</sub> ≥ 70% V<sub>CC</sub>, V<sub>IL</sub> ≤ 30% V<sub>CC</sub>, V<sub>OH</sub> ≥ 70% V<sub>CC</sub> @ -20μA, V<sub>OL</sub> ≤ 30% V<sub>CC</sub> @ 20 μA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>2/</sup> Unless otherwise noted, all voltages are referenced to GND.

<sup>3/</sup> The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

<sup>4/</sup> Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="http://assist.daps.dla.mil/quicksearch/">http://assist.daps.dla.mil/quicksearch/</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

### ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

- 3.2.5 Counting sequence. The counting sequence shall be as specified on figure 4.
- 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-89582
	REVISION LEVEL B	SHEET 5

Test and	Symbol	Test conditions 2/	Device	$V_{CC}$	Group A	Lim	nits <u>3</u> /	Un
MIL-STD-883	- ,	-55°C ≤ T <sub>C</sub> ≤ +125°C	type	-00	subgroups		·· <u>-</u>	
test method 1/		+3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V	and			_		
		unless otherwise specified	device			Min	Max	7
<u> </u>		·	class	l	<u> </u>			<u> </u>
Positive input	V <sub>IC+</sub>	For input under test I <sub>IN</sub> = 1.0 mA	All	0.0 V	1	0.4	1.5	٧
clamp voltage			V			'		
3022		1000	^ 11	<u> </u>	<u> </u>	<u> </u>	<del></del>	4
Negative input	V <sub>IC-</sub>	For input under test I <sub>IN</sub> = -1.0 mA	All	Open	1	-0.4	-1.5	\
clamp voltage 3022			V			'		
High level output	V <sub>OH</sub>	$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum	All	3.0 V	1, 2, 3	2.9	+	V
voltage	Vон <u>4</u> /	$V_{IN} = V_{IH} \text{ finiting of } V_{IL} \text{ maximum}$ $I_{OH} = -50  \mu\text{A}$	All	3.0 v	1, 4, 0	2.0		`
voltage 3006		ΙΟΗ = -00 μ/ (	All	4.5 V	4	4.4		1
• • • • • • • • • • • • • • • • • • • •			All			'' '		
			All	5.5 V	1	5.4		1
			All			'		
			A 11	221/	<u> </u>	<u> </u>	<del></del>	4
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum	All	3.0 V	1	2.56	<del> </del>	4
		I <sub>OH</sub> = -12 mA	All	151/	2, 3	2.4	<del> </del>	4
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OH} = -24$ mA	All	4.5 V	2 3	3.86	+	4
		I <sub>OH</sub> = -24 IIIA	All All	5.5 V	2, 3	3.7 4.86	+	4
			All	5.5 v	2, 3	4.86	+	4
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum	All	5.5 V	1, 2, 3	3.85	+	4
		$V_{IN} = V_{IH} \text{ minimum of } V_{IL} \text{ maximum}$ $I_{OH} = -50 \text{ mA}$	All	0.5 v	1, 4, 0	3.00		
Low level output	V <sub>OL</sub>	$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum	All	3.0 V	1, 2, 3	$\vdash$	0.1	١
voltage	<u>4</u> /	$I_{OL} = 50 \mu\text{A}$	All		, ,	'		
3007		ιος – σο μι τ	All	4.5 V	1 '		0.1	1
			All		'	<u></u> '		
			All	5.5 V	!	[ '	0.1	
			All	- 27/	<u> </u>	<del> </del> '	1.00	4
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum	All	3.0 V	1	<del> </del> '	0.36	4
		I <sub>OL</sub> = 12 mA	All	45\/	2, 3	<del> </del>	0.5	4
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OL} = 24$ mA	AII AII	4.5 V	2, 3	<del></del> '	0.36 0.5	-
		10L = 24 IIIA	All	5.5 V	2, 3	<del> </del> '	0.5	$\dashv$
			All	5.5 v	2, 3	<del> </del> '	0.5	$\dashv$
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum	All	5.5 V	1, 2, 3	<b></b>	1.65	$\dashv$
		$V_{\text{IN}} = V_{\text{II}} + V_{\text{III}} + V_{\text{IIII}} + V_{\text{IIIII}} + V_{\text{IIIII}} + V_{\text{IIIII}} + V_{\text{IIIII}} + V_{\text{IIIII}} + V_{\text{IIIII}} + V_{\text{IIIIII}} + V_{\text{IIIIII}} + V_{\text{IIIIIIIIIIII}} + V_{IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII$	All	J.5 v	1, 4, 0	'	1.00	
High level input	V <sub>IH</sub>	101 - 55	All	3.0 V	1, 2, 3	2.1		١
voltage	<u>5</u> /		All		, ,	'		
J	_		All	4.5 V	1 '	3.15		1
			All					
			All	5.5 V		3.85		]
	<del></del>		All	<u> </u>	<u> </u>	↓'	<del></del>	4
Low level input	V <sub>IL</sub>		All	3.0 V	1, 2, 3	'	0.9	
voltage	<u>5</u> /		All	151/	-	<u> </u>	1.05	4
			AII AII	4.5 V	!	'	1.35	
			All	5.5 V	- '	<u> </u>	1.65	$\dashv$
			All	5.5 v	·	1 '	1.00	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

		TABLE I. Electrical performance ch	naracteristics	<u>s</u> – Contir	nued.			
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $2/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type and	V <sub>CC</sub>	Group A subgroups		its <u>3</u> /	Unit
		unless otherwise specified	device class			Min	Max	
Input leakage current low 3009	I <sub>IL</sub>	V <sub>IN</sub> = 0.0 V	All All	5.5 V	2, 3		-0.1 -1.0	μА
Input leakage current high 3010	I <sub>IH</sub>	V <sub>IN</sub> = 5.5 V	AII AII	5.5 V	1 2, 3		0.1	μА
Quiescent supply current, output high 3005	Іссн	V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>O</sub> = 0 A	AII AII	5.5 V	2, 3		4 80	μΑ
Quiescent supply current, output low 3005	I <sub>CCL</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>O</sub> = 0 A	AII AII	5.5 V	1 2, 3		80	μА
Input capacitance 3012	C <sub>IN</sub>	See 4.4.1c T <sub>C</sub> = +25°C	All All	5.0 V	4		8.0	pF
Power dissipation capacitance	C <sub>PD</sub> 6/	See 4.4.1c T <sub>C</sub> = +25°C, f = 1 MHz	All All	5.0 V	4		60.0	pF
Functional tests 3014	<u>7</u> /	See 4.4.1b V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> Verify output V <sub>OUT</sub>	AII AII	3.0 V 5.5 V	7, 8 7, 8	L	H H	
Propagation delay time, high to low	t <sub>PHL1</sub>	$T_C = +25^{\circ}C$ $C_L = 50 \text{ pF minimum}$	All All	3.0 V	9	1.0	10.5	ns
low to high, CP to Qn		$R_L = 500\Omega$ See figure 5	All All	4.5 V		1.0	8.0	
(Count mode) 3003	t <sub>PLH1</sub>		AII AII	3.0 V		1.0	11.0	
			AII AII	4.5 V		1.0	8.0	
	t <sub>PHL1</sub>	$T_C = -55^{\circ}C$ and $+125^{\circ}C$ $C_L = 50$ pF minimum	AII AII	3.0 V	10, 11	1.0	12.5	ns
	<u>8</u> /	$R_L = 500\Omega$ See figure 5	All All	4.5 V		1.0	9.5	
	t <sub>PLH1</sub> 8/		All All	3.0 V		1.0	13.5	
			ΛII	4 E \ /	1 [	1 0	0 E	7

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 7

All All

4.5 V

1.0

9.5

		TABLE I. Electrical performance ch	aracteristics	– Contir	iued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $2/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type and	V <sub>CC</sub>	Group A subgroups	Limi	ts <u>3</u> /	Unit
		unless otherwise specified	device class		-	Min	Max	
Propagation delay time, high to low	t <sub>PHL2</sub>	$T_C = +25^{\circ}C$ $C_L = 50 \text{ pF minimum}$	All All	3.0 V	9	1.0	9.5	ns
low to high, CP to Qn	<u>8</u> /	$R_L = 500\Omega$ See figure 5	All All	4.5 V	1	1.0	7.0	
(Load mode) 3003	t <sub>PLH2</sub>		All All	3.0 V		1.0	10.5	
	<u>8</u> /		All All	4.5 V		1.0	7.5	
	t <sub>PHL2</sub>	$T_C = -55^{\circ}C$ and $+125^{\circ}C$ $C_L = 50$ pF minimum	All All	3.0 V	10, 11	1.0	12.0	ns
	<u>8</u> /	$R_L = 500\Omega$ See figure 5	All All	4.5 V		1.0	8.5	
	t <sub>PLH2</sub>		All All	3.0 V		1.0	12.5	
	<u>8</u> /		AII AII	4.5 V		1.0	9.0	
Propagation delay time, high to low	t <sub>PHL3</sub>	$T_C = +25^{\circ}C$ $C_L = 50 \text{ pF minimum}$	All All	3.0 V	9	1.0	12.5	ns
low to high, CP to TC	<u>8</u> /	$R_L = 500\Omega$ See figure 5	All All	4.5 V	<u> </u>	1.0	10.0	
3003	t <sub>PLH3</sub>		All All	3.0 V		1.0	13.5	
	<u>8</u> /		All All	4.5 V		1.0	9.5	
	t <sub>PHL3</sub>	$T_c = -55^{\circ}C$ and $+125^{\circ}C$ $C_L = 50$ pF minimum	All All	3.0 V	10, 11	1.0	15.0	ns -
	<u>8</u> /	$R_L = 500\Omega$ See figure 5	All All	4.5 V		1.0	11.0	
	t <sub>PLH3</sub>		All All	3.0 V	  -	1.0	16.5	
Propagation delay	<u>8</u> /	T <sub>C</sub> = +25°C	AII AII	4.5 V 3.0 V	9	1.0	11.0	
time, high to low low to high,	t <sub>PHL4</sub>	$C_L = 50 \text{ pF minimum}$ $C_L = 500\Omega$	All	4.5 V	9	1.0	7.5	ns
CET to TC 3003	t <sub>PLH4</sub>	See figure 5	All	3.0 V	  -	1.0	9.0	
	<u>8</u> /		All	4.5 V	- -	1.0	6.0	
	t <sub>PHL4</sub>	$T_{c} = -55^{\circ}C \text{ and } +125^{\circ}C$	All	3.0 V	10, 11	1.0	12.0	ns
	8/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All	4.5 V		1.0	9.0	
		See figure 5	All	3.0 V		1.0	11.0	
	t <sub>PLH4</sub> <u>8</u> /		All	4.5 V		1.0	7.5	
	<u> </u>		All	4.J V		1.0	1.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8

Test and MIL-STD-883 test method 1/	Symbol	mbol Test conditions $\underline{2}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type and	type	V <sub>CC</sub> Group A subgroups		Limits 3/		Unit
toot moulou <u>n</u>		unless otherwise specified	device class			Min	Max		
Set-up time, high or low,	t <sub>S1</sub>	$T_c = +25^{\circ}C$ $C_L = 50 \text{ pF minimum}$	AII AII	3.0 V	9	14.0		ns	
SR to CP	<u>8</u> /	$R_L = 500\Omega$ See figure 5	All All	4.5 V		9.5			
3003			All All	3.0 V	10, 11	17.0			
			All All	4.5 V		12.0			
Hold time, high or low,	t <sub>h1</sub>	$T_c = -55^{\circ}C$ and $+125^{\circ}C$	All All	3.0 V	9	-1.0		ns	
SR to CP	<u>8</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All		10, 11	-0.5			
3003		See figure 5	All All	4.5 V	9, 10, 11	0.0			
Set-up time, high or low,	t <sub>S2</sub>	$T_C = +25^{\circ}C$ $C_L = 50 \text{ pF minimum}$	All All	3.0 V	9	13.5		ns	
Pn to CP 3003	<u>8</u> /	$R_L = 500\Omega$ See figure 5	All All	4.5 V		8.5			
3003		See figure 5	All	3.0 V	10, 11	17.0			
			All	4.5 V		11.0			
Hold time,	t <sub>h2</sub>	T <sub>C</sub> = -55°C and +125°C	All All	3.0 V	9	-1.0		ns	
high or low, Pn to CP	<u>8</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All		10, 11	-0.5			
3003		See figure 5	AII AII	4.5 V	9, 10, 11	0.0			
Set-up time, high or low,	t <sub>S3</sub>	$T_C = +25^{\circ}C$ $C_L = 50 \text{ pF minimum}$	AII AII	3.0 V	9	12.5		ns	
PE to CP 3003	<u>8</u> /	$R_L = 500\Omega$ See figure 5	All All	4.5 V		8.0			
3003		Goo ngaro c	All All	3.0 V	10, 11	16.0			
			All	4.5 V		9.5			
Hold time,	t <sub>h3</sub>	T <sub>C</sub> = +25°C	All	3.0 V	9	-1.5		ns	
high or low, PE to CP	<u>8</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All	4.5 V		-0.5			
3003		See figure 5	All All	3.0 V	10, 11	-0.5			
			All All	4.5 V		0		_	
Set-up time,	ts4	T <sub>C</sub> = +25°C	All All	3.0 V	9	6.5		ns	
high or low, CEP or CET to CP	<u>8</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	All All	4.5 V		4.5			
3003		See figure 5	AII AII	3.0 V	10, 11	8.0			
			All	4.5 V		5.5		_	
			All	7.5 V		0.0			
See footnotes at end	of table.								
STANDARD MICROCIRCUIT DRAWING		ARD	SIZE <b>A</b>				962-89	<b>E</b> 00	

Electrical	performance	charact	torictics	Continued

	10	T . III 0/	- ·				. 01	11.4
Test and	Symbol	Test conditions 2/	Device	$V_{CC}$	Group A	Limit	ts <u>3</u> /	Unit
MIL-STD-883		-55°C ≤ T <sub>C</sub> ≤ +125°C	type		subgroups	ļ		
test method 1/		$+3.0 \text{ V} \le \text{V}_{CC} \le +5.5 \text{ V}$	and					
		unless otherwise specified	device			Min	Max	
			class					
Hold time,	t <sub>h4</sub>	$T_C = +25^{\circ}C$	All	3.0 V	9, 10, 11	0		ns
high or low,		$C_L = 50 \text{ pF minimum}$	All					
CEP or CET to	<u>8</u> /	$R_L = 500\Omega$	All	4.5 V	9	0		
CP		See figure 5	All					
3003		-	All	4.5 V	10, 11	0.5		
			All					
Clock pulse width,	t <sub>w1</sub>	T <sub>C</sub> = +25°C	All	3.0 V	9, 10, 11	5.0		ns
CP		$C_L = 50 pF minimum$	All					
(Count mode)	<u>8</u> /	$R_L = 500\Omega$	All	4.5 V	9, 10, 11	5.0		
3003		See figure 5	All					
Clock pulse width,	t <sub>w2</sub>	T <sub>c</sub> = +25°C	All	3.0 V	9, 10, 11	5.0		ns
CP '	"-	$C_L = 50 \text{ pF minimum}$	All		, ,			
(Load mode)	<u>8</u> /	$R_L = 500\Omega$	All	4.5 V	9, 10, 11	5.0		
3003	_	See figure 5	All	7.5 V	3, 10, 11	5.0		
Maximum clock	fmax	Tc = +25°C	All	3.0 V	9	70		MHz
frequency, CP	IIIIAA	$C_L = 50 \text{ pF minimum}$	All	J.0 V		70		1411 12
3003	<u>8</u> /	$R_L = 500\Omega$	All	4.5 V	1	95		
0000	<u> </u>	See figure 5	All	7.5 V		55		
		Jose ligule 3	All	3.0 V	10, 11	55		
			All	J.0 V	10, 11	55		
			All	4.5 V		90		
			All	4.5 V		90		
			/\II					

- 1/ For tests not listed in the referenced MIL-STD-883, [e.g. V<sub>IH</sub>, V<sub>IL</sub>], utilize the general test procedure under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a.  $V_{IC}$  (pos) tests, the GND terminal can be open.  $T_C = +25$ °C.
  - b.  $V_{IC}$  (neg) tests, the  $V_{CC}$  terminal shall be open.  $T_C = +25$ °C.
  - c. All I<sub>CC</sub> tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

Additional detailed information on qualified devices (i.e. pin for pin conditions and testing sequence) is available from the qualifying activity (DSCC-VQC) upon request.

- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at  $3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$  and  $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ .
- $\underline{4}/$  The V<sub>OH</sub> and V<sub>OL</sub> tests shall be tested at V<sub>CC</sub> = 3.0 V and 4.5 V. The V<sub>OH</sub> and V<sub>OL</sub> tests are guaranteed, if not tested, for other values of V<sub>CC</sub>. Limits shown apply to operation at V<sub>CC</sub> = 3.3 V  $\pm$ 0.3 V and V<sub>CC</sub> = 5.0 V  $\pm$ 0.5 V. Tests with input current at +50 mA or -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using V<sub>IN</sub> = V<sub>CC</sub> or GND. When V<sub>IN</sub> = V<sub>CC</sub> or GND is used, the test is guaranteed for V<sub>IN</sub> = V<sub>IH</sub> minimum and V<sub>IL</sub> maximum.
- 5/ The V<sub>IH</sub> and V<sub>IL</sub> tests are not required if applied as forcing functions for V<sub>OH</sub> and V<sub>OL</sub> tests.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10

## TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 6/ Power dissipation capacitance (C<sub>PD</sub>) determines both the power consumption (P<sub>D</sub>) and dynamic current consumption (I<sub>S</sub>). Where:
  - $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$
  - $I_S = (\dot{C}_{PD} + C_L) \dot{V}_{CC} f + I_{CC}$
  - f is the frequency of the input signal and C<sub>L</sub> is the external output load capacitance.
- 7/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. For  $V_{OUT}$  measurements,  $L \le 0.3V_{CC}$  and  $H \ge 0.7V_{CC}$ .
- 8/ For propagation delay tests, all paths must be tested. AC limits at  $V_{CC} = 5.5$  V are equal to the limits at  $V_{CC} = 4.5$  V and guaranteed by testing at  $V_{CC} = 4.5$  V. AC limits at  $V_{CC} = 3.6$  V are equal to limits at  $V_{CC} = 3.0$  V and guaranteed by testing at  $V_{CC} = 3.0$  V. Minimum ac limits for  $V_{CC} = 5.5$  V are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5$  V minimum limits to 1.5 ns.

Case outlines	E, F, and X	2
Terminal number	Terminal symb	
1	SR	NC
2	СР	SR
3	P0	CP
4	P1	P0
5	P2	P1
6	P3	NC
7	CEP	P2
8	GND	P3
9	PE	CEP
10	CET	GND
11	Q3	NC
12	Q2	PE
13	Q1	CET
14	Q0	Q3
15	TC	Q2
16	Vcc	NC
17		Q1
18		Q0
19		TC
20		Vcc

NC = No connection

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-89582
		REVISION LEVEL B	SHEET 11

	Inp	Action on the rising		
SR	PE	CET	CEP	clock edge
L	X	X	Х	Reset (clear)
Н	L	X	Х	Load (Pn to Qn)
Н	Н	Н	Н	Count (increment)
Н	Н	L		No change (hold)
Н	Н	X	L	No change (hold)

H = High voltage level L = Low voltage level X = Irrelevant

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12



Sequence illustrated in waveform:

- i. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. Inhibit.

FIGURE 4. Counting sequence.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 13






FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 14





## NOTES:

- 1.  $C_L = 50$  pF or equivalent (includes probe and jig capacitance).
- 2.  $R_T$  should be equal to  $Z_{OUT}$  of the pulse generator.
- 3.  $R_L = 500\Omega$  or equivalent.
- 4. Input signal from pulse generator:  $V_{\text{IN}} = 0.0 \text{ V}$  to  $V_{\text{CC}}$ ; PRR  $\leq$  1 MHz;  $Z_{\text{O}} = 50\Omega$ ; tr  $\leq$  3.0 ns; t<sub>f</sub>  $\leq$  3.0 ns; t<sub>r</sub> and t<sub>f</sub> shall be measured from 10% of  $V_{\text{CC}}$  to 90% of  $V_{\text{CC}}$  and from 90% of  $V_{\text{CC}}$  to 10% of  $V_{\text{CC}}$ , respectively; duty cycle = 50 percent.
- 5. Timing parameters shall be tested at a minimum input frequency of 1MHz.
- 6. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 15

## 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 16

## TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups ordance with 88535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> /, <u>3</u> / 1, 2, 3, 7, 8, 9
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

<sup>1/</sup> PDA applies to subgroup 1.

TABLE III. Burn-in and operating life test, delta parameters (+25°C).

Parameter	Symbol	Delta limits
Quiescent current	Icc	±300 nA
Input current low level	I <sub>IL</sub>	±20 nA
Input current high level	l <sub>IH</sub>	±20 nA
Output voltage low level V <sub>CC</sub> = 5.5 V I <sub>OL</sub> = 24 mA	$V_{OL}$	±0.04 V
Output voltage high level V <sub>CC</sub> = 5.5 V I <sub>OH</sub> = -24 mA	Vон	±0.2 V

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

## 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125$ °C, minimum.
- Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET <b>17</b>

 <sup>2/</sup> PDA applies to subgroups 1, 7 and deltas.
 3/ Delta limits as specified in table III, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89582
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 18

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 09-08-12

Approved sources of supply for SMD 5962-89582 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <a href="http://www.dscc.dla.mil/Programs/Smcr/">http://www.dscc.dla.mil/Programs/Smcr/</a>.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8958201EA	0C7V7	54AC163DMQB
5962-8958201FA	0C7V7	54AC163FMQB
5962-89582012A	0C7V7	54AC163LMQB
5962-8958201XA	<u>3</u> /	54AC163K02Q
5962-8958201VXA	<u>3</u> /	54AC163K02V
5962-8958201XC	<u>3</u> /	54AC163K01Q
5962-8958201VXC	<u>3</u> /	54AC163K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

 Vendor CAGE
 Vendor name

 number
 and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.