

# 3.3V / 5V 1:5 Differential **ECL/PECL/HSTL Clock Driver** MC100EP14

### Description

The MC100EP14 is a low skew 1-to-5 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The ECL/PECL input signals can be either differential or single-ended (if the V<sub>BB</sub> output is used). HSTL inputs can be used when the LVEP14 is operating under PECL conditions.

The EP14 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure that the tight skew specification is realized, both sides of any differential output need to be terminated even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The common enable  $(\overline{EN})$  is synchronous, outputs are enabled/ disabled in the LOW state. This avoids a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

#### **Features**

- 400 ps Typical Propagation Delay
- 100 ps Device-to-Device Skew
- 25 ps Within Device Skew
- Maximum Frequency > 2 GHz Typical
- The 100 Series Contains Temperature Compensation
- PECL and HSTL Mode:

 $V_{CC}$  = 3.0 V to 5.5 V with  $V_{EE}$  = 0 V

• NECL Mode:


 $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -3.0 \text{ V}$  to -5.5 V

- Open Input Default State
- These are Pb-Free Devices



TSSOP-20 **DT SUFFIX** CASE 948E

#### MARKING DIAGRAM\*



= Assembly Location Α


L = Wafer Lot Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.



WARNING: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. TSSOP-20 (Top View) and Logic Diagram

**Table 1. PIN DESCRIPTION** 

Pin	Function
CLK0*, CLK0**	ECL/PECL/HSTL CLK Input
CLK1*, CLK1**	ECL/PECL/HSTL CLK Input
Q0:4, Q0:4	ECL/PECL Outputs
CLK_SEL*	ECL/PECL Active Clock Select Input
EN*	ECL Sync Enable
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

**Table 2. FUNCTION TABLE** 

CLK0	CLK1	CLK_SEL	ĒN	Q
L H	X X	Г Г	L L	LI
Х	L	Н	L	L
Χ	Н	Н	L	Н
X	X	X	Н	L*

<sup>\*</sup> On next negative transition of CLK0 or CLK1

<sup>\*</sup> Pins will default low when left open. \*\* Pins will default to  $V_{CC}/2$  when left open.

**Table 3. ATTRIBUTES** 

Character	Value			
Internal Input Pulldown Resistor	75 kΩ			
Internal Input Pullup Resistor	37.5	5 kΩ		
ESD Protection	> 4 kV > 200 V > 2 kV			
Moisture Sensitivity, Indefinite Tin	ne Out of Drypack (Note 1)	Pb Pkg	Pb-Free Pkg	
	TSSOP-8	Level 1	Level 1	
Flammability Rating	UL 94 V-0	@ 0.125 in		
Transistor Count	357 D	evices		
Meets or exceeds JEDEC Spec B	EIA/JESD78 IC Latchup Test			

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	6 -6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-20 TSSOP-20	140 100	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-20	23 to 41	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248 °C		265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 5. 100EP DC CHARACTERISTICS, PECL V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 2)

			-40°C 25°C									
Symbol	Characteristic	M	in	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	4	5	55	65	48	58	68	52	62	72	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	21	55	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	13	05	1480	1605	1305	1480	1605	1305	1480	1605	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	20	75		2420	2075		2420	2075		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	13	05		1675	1305		1675	1305		1675	mV
V <sub>BB</sub>	Output Voltage Reference	17	75	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	1.	2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>		0. 0 -1:				0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 2. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.3 V to -2.2 V.
- 3. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- 4. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

Table 6. 100EP DC CHARACTERISTICS, PECL  $V_{CC} = 5.0 \text{ V}$ ,  $V_{EE} = 0 \text{ V}$  (Note 5)

			−40°C			25°C						
Symbol	Characteristic	Ī	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		45	55	65	48	58	68	52	62	72	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6)		3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)		3005	3180	3305	3005	3180	3305	3005	3180	3305	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)		3775		4120	3775		4120	3775		4120	mV
$V_{IL}$	Input LOW Voltage (Single-Ended)		3005		3375	3005		3375	3005		3375	mV
$V_{BB}$	Output Voltage Reference		3475	3575	3675	3475	3575	3675	3475	3575	3675	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)		1.2		5.0	1.2		5.0	1.2		5.0	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>		D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with  $V_{CC}.\ V_{EE}$  can vary +2.0 V to –0.5 V.
- 6. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V.

  7.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

Table 7. 100EP DC CHARACTERISTICS, NECL V<sub>CC</sub> = 0 V; V<sub>EE</sub> = -5.5 V to -3.0 V (Note 8)

		−40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	45	55	65	48	58	68	52	62	72	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 9)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 9)	-1995	-1820	-1695	-1995	-1820	-1695	-1995	-1820	-1695	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1995		-1625	-1995		-1625	-1995		-1625	mV
V <sub>BB</sub>	Output Reference Voltage	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10)	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 8. AC CHARACTERISTICS  $V_{CC}$  = 0 V;  $V_{EE}$  = -3.0 V to -5.5 V or  $V_{CC}$  = 3.0 V to 5.5 V;  $V_{EE}$  = 0 V (Note 11)

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OPP</sub>	Output Voltage Amplitude @ 2 GHz (Figure 2)	440	540		420	520		380	480		GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output Differential	275	330	400	275	375	450	280	380	480	ps
t <sub>skew</sub>	Within-Device Skew Device-to-Device Skew (Note 12)		25 100	35 125		30 150	45 175		40 175	50 200	ps
t <sub>s</sub>	Setup Time to CLK EN to CLK Hold Time EN to CLK	100 200	50 140		100 200	50 140		100 200	50 140		ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter (Figure 2)		0.2	< 1		0.2	< 1		0.2	< 1	ps
V <sub>PP</sub>	Minimum Input Swing	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%-80%)	105	155	205	145	200	270	150	225	300	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>8.</sup> Input and output parameters vary 1:1 with V<sub>CC</sub>.

<sup>9.</sup> All loading with 50  $\Omega$  to  $V_{CC}$  – 2.0 V.

<sup>10.</sup> V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

<sup>11.</sup> Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

<sup>12.</sup> Skew is measured between outputs under identical transitions.




Figure 2. F<sub>max</sub>/Jitter




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC100EP14DTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC100EP14DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>

## **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

## **REVISION HISTORY**

Revision	Description of Changes	Date
8	Rebranded the Data Sheet to <b>onsemi</b> format	7/9/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales