











#### SN54LS245, SN74LS245

SDLS146B - OCTOBER 1976-REVISED SEPTEMBER 2016

# SNx4LS245 Octal Bus Transceivers With 3-State Outputs

#### 1 Features

- 3-State Outputs Drive Bus Lines Directly
- PNP Inputs Reduce DC Loading on Bus Lines
- Hysteresis at Bus Inputs Improves Noise Margins
- Typical Propagation Delay Times Port to Port, 8 ns

# 2 Applications

- Building Automation
- · Electronic Point of Sale
- Factory Automation and Control
- · Test and Measurement

# 3 Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.


The SNx4LS245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the device so that the buses are effectively isolated.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN54LS245J	CDIP (20)	24.20 mm × 6.92 mm
SN54LS245W	CFP (20)	7.02 mm × 13.72 mm
SN54LS245FK	LCCC (20)	8.89 mm × 8.89 mm
SN74LS245DB	SSOP (20)	7.20 mm × 5.30 mm
SN74LS245DW	SOIC (20)	12.80 mm × 7.50 mm
SN74LS245N	PDIP (20)	24.33 mm × 6.35 mm
SN74LS245NS	SO (20)	12.60 mm × 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram (Positive Logic)



To Seven Other Channels

Copyright © 2016, Texas Instruments Incorporated

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.



### **Table of Contents**

_				_
1	Features 1		9.3 Feature Description	
2	Applications 1		9.4 Device Functional Modes	8
3	Description 1	10	Application and Implementation	
4	Revision History2		10.1 Application Information	10
5	Device Comparison Table3		10.2 Typical Application	10
6	Pin Configuration and Functions	11	Power Supply Recommendations	12
7	Specifications4	12	Layout	. 12
•	7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	12
	7.2 ESD Ratings		12.2 Layout Example	12
	7.3 Recommended Operating Conditions	13	Device and Documentation Support	13
	7.4 Thermal Information		13.1 Related Links	13
	7.5 Electrical Characteristics 5		13.2 Receiving Notification of Documentation Update	s 13
	7.6 Switching Characteristics		13.3 Community Resource	13
	7.7 Typical Characteristics		13.4 Trademarks	13
8	Parameter Measurement Information 7		13.5 Electrostatic Discharge Caution	13
9	Detailed Description 8		13.6 Glossary	13
J	9.1 Overview	14	Mechanical, Packaging, and Orderable	
	9.2 Functional Block Diagram		Information	. 13

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision A (February 2002) to Revision B

Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
- Changed  $R_{\theta,JA}$  values in *Thermal Information* table: 70 to 91.7 for DB package, 58 to 79 for DW package, 69 to 46.1 for N package, and 60 to 74.2 for NS package......4

Submit Documentation Feedback


Copyright © 1976-2016, Texas Instruments Incorporated





# 5 Device Comparison Table

TYPE	I <sub>OL</sub> (SINK CURRENT)	I <sub>OH</sub> (SOURCE CURRENT)
SN54LS245	12 mA	−12 mA
SN74LS245	24 mA	–15 mA

# 6 Pin Configuration and Functions







## **Pin Functions**

PIN I/O			DESCRIPTION			
NO.	NAME		DESCRIPTION			
1	DIR	I	Controls signal direction; Low = Bx to Ax, High = Ax to Bx			
2	A1	I/O	Channel 1, A side			
3	A2	I/O	Channel 2, A side			
4	A3	I/O	Channel 3, A side			
5	A4	I/O	Channel 4, A side			
6	A5	I/O	Channel 5, A side			
7	A6	I/O	Channel 6, A side			
8	A7	I/O	Channel 7, A side			
9	A8	I/O	Channel 8, A side			
10	GND	_	Ground			
11	B8	O/I	Channel 8, B side			
12	В7	O/I	Channel 7, B side			
13	В6	O/I	Channel 6, B side			
14	B5	O/I	Channel 5, B side			
15	B4	O/I	Channel 4, B side			
16	В3	O/I	Channel 3, B side			
17	B2	O/I	Channel 2, B side			
18	B1	O/I	Channel 1, B side			
19	ŌĒ	I	Active low output enable; Low = all channels active, High = all channels disabled (high impedance)			
20	V <sub>CC</sub>	_	Power supply			

Product Folder Links: SN54LS245 SN74LS245

Copyright © 1976–2016, Texas Instruments Incorporated

Submit Documentation Feedback



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage		7	٧
$V_{I}$	Input voltage <sup>(1)</sup>		7	٧
$T_J$	Operating virtual junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> All voltage values are with respect to GND.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
.,	Cupply voltage	SN54LS245	4.5	5	5.5	<b>\</b>
V <sub>CC</sub>	Supply voltage	SN74LS245	4.75	5	5.25	V
	High-level output current	SN54LS245			-12	A
I <sub>OH</sub>		SN74LS245			-15	mA
	Lavidaval autout aumant	SN54LS245			12	A
I <sub>OL</sub>	Low-level output current	SN74LS245			24	mA
т	Operating free air temperature	SN54LS245	-55		125	°C
T <sub>A</sub>	Operating free-air temperature	SN74LS245	0		70	·U

#### 7.4 Thermal Information

					SNx4LS24	5			
	THERMAL METRIC <sup>(1)</sup>		W (CFP)	FK (LCCC)	DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	N/A	N/A	N/A	91.7	79.0	46.1	74.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.3 <sup>(2)</sup>	70.1 <sup>(2)</sup>	46.7 <sup>(2)</sup>	53.1	44.4	32.1	40.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.9 <sup>(2)</sup>	109.5 <sup>(2)</sup>	45.6 <sup>(2)</sup>	46.8	46.9	27.0	41.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	N/A	N/A	N/A	18.9	18.0	17.6	16.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	N/A	N/A	N/A	46.4	46.3	26.9	41.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	15.9 <sup>(2)</sup>	13.0 <sup>(2)</sup>	6.7 <sup>(2)</sup>	N/A	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

Submit Documentation Feedback

Copyright © 1976–2016, Texas Instruments Incorporated

Product Folder Links: SN54LS245 SN74LS245

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> MIL-STD-883 for Rth-JCx JEDEC JESD51 for Rth-JB (body not contact PCB)



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		Т	EST CONDITIONS	(1)	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IH</sub>	High-level input voltage					2			V
.,	Lave lavel innet cale as			SN54LS245				0.7	V
$V_{IL}$	Low-level input voltage			SN74LS245				0.8	V
$V_{IK}$	Input clamp voltage		V <sub>CC</sub> = MIN,	$I_1 = -18 \text{ mA}$				-1.5	V
	Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )	A or B	V <sub>CC</sub> = MIN			0.2	0.4		V
			$V_{CC} = MIN,$	$I_{OH} = -3 \text{ mA}$		2.4	3.4		
V <sub>OH</sub>	High-level output voltage	9	$V_{IL} = V_{IL(max)}$ $V_{IH} = 2 V$ ,	$I_{OH} = MAX$		2			V
				I <sub>OL</sub> = 12 mA				0.4	
V <sub>OL</sub>	Low-level output voltage	•	$V_{IH} = 2 V,$ $V_{IL} = V_{IL(max)}$	I <sub>OL</sub> = 24 mA SN74LS245				0.5	V
I <sub>OZH</sub>	Off-state output current, high-level voltage applie	d	$\frac{V_{CC}}{OE} = MAX,$ OE at 2 V	V <sub>O</sub> = 2.7 V				20	μΑ
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	i	$\frac{V_{CC}}{OE} = MAX,$ OE at 2 V	V <sub>O</sub> = 0.4 V				-200	μΑ
	Input current at	A or B		$V_1 = 5.5 \ V$				0.1	
I <sub>I</sub>	maximum input voltage	DIR or OE	$V_{CC} = MAX$	V <sub>I</sub> = 7 V				0.1	mA
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX,$	V <sub>IH</sub> = 2.7 V				20	μΑ
I <sub>IL</sub>	Low-level input current		$V_{CC} = MAX,$	V <sub>IL</sub> = 0.4 V				-0.2	mA
Ios	Short-circuit output curre	ent <sup>(2)</sup>	$V_{CC} = MAX$			-40		-225	mA
	Supply current  Total, outputs high  Total, outputs low  Outputs low  Outputs at high Z	/	V <sub>CC</sub> = MAX				48	70	
$I_{CC}$		/		Outputs open			62	90	mA
							64	95	

# 7.6 Switching Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (see Figure 2)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C 45 p		8	12	20
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	$C_L = 45 \text{ pF}, R_L = 667 \Omega$		8	12	ns
t <sub>PZL</sub>	Output enable time to low level	C - 45 pE D - 667 O		27	40	no
t <sub>PZH</sub>	Output enable time to high level	$C_L = 45 \text{ pF}, R_L = 667 \Omega$		25	40	ns
t <sub>PLZ</sub>	Output disable time from low level	C 5 = F D 667 O		15	25	20
$t_{PHZ}$	Output disable time from high level	$C_L = 5 \text{ pF}, R_L = 667 \Omega$		15	28	ns

Submit Documentation Feedback

 <sup>(1)</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
 (2) Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.



# 7.7 Typical Characteristics

 $\mbox{V}_{\mbox{\footnotesize CC}}$  = 5 V,  $\mbox{T}_{\mbox{\footnotesize A}}$  = 25°C,  $\mbox{C}_{\mbox{\footnotesize L}}$  = 45 pF,  $\mbox{R}_{\mbox{\footnotesize L}}$  = 667  $\Omega$ 





Figure 1. Simulated Propagation Delay From Input to Output



#### 8 Parameter Measurement Information



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. All diodes are 1N3064 or equivalent.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
  - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
  - F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O \approx 50 \ \Omega$ ,  $t_\Gamma \leq$  1.5 ns,  $t_f \leq$  2.6 ns.
  - G. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms

Submit Documentation Feedback




# 9 Detailed Description

#### 9.1 Overview

The SNx4LS245 uses Schottky transistor logic to perform the standard '245 transceiver function. This standard logic function has a common pinout, direction select pin, and active-low output enable. When the outputs are disabled, the A and B sides of the device are effectively isolated.

### 9.2 Functional Block Diagram



To Seven Other Channels

Copyright © 2016, Texas Instruments Incorporated

Figure 3. Logic Diagram (Positive Logic)

# 9.3 Feature Description

### 9.3.1 3-State outputs

The 3-state outputs can drive bus lines directly. All outputs can be put into high impedance mode through the  $\overline{\text{OE}}$  pin.

#### 9.3.2 PNP Inputs

This device has PNP inputs which reduce dc loading on bus lines.

## 9.3.3 Hysteresis on Bus Inputs

The bus inputs have built-in hysteresis that improves noise margins.

#### 9.4 Device Functional Modes

The SNx4LS245 performs the standard '245 logic function. Data can be transmitted from A to B or from B to A depending on the DIR pin value, or the A and B sides can be isolated from one another by setting the  $\overline{\text{OE}}$  pin HIGH.

Submit Documentation Feedback

Copyright © 1976–2016, Texas Instruments Incorporated



**Table 1. Function Table** 

INP	UTS	OPERATION			
ŌĒ	DIR	OPERATION			
L	L	B data to A bus			
L	Н	A data to B bus			
Н	Х	Isolation			

# EQUIVALENT OF EACH INPUT

### **TYPICAL OF ALL OUTPUTS**




Figure 4. Schematics of Inputs and Outputs

Product Folder Links: SN54LS245 SN74LS245



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **10.1** Application Information

The SNx4LS245 is commonly used to drive ribbon cables or back plane busses. It allows isolation from the bus when necessary, and increases drive strength on the bus.

# 10.2 Typical Application

Figure 5 shows the SNx4LS245 wired up as a permanently enabled data bus transceiver for both a master and slave device communicating over a ribbon cable or back plane.




Figure 5. SNx4LS245 Being Used to Communicate Over a Ribbon Cable or Back Plane

#### 10.2.1 Design Requirements

This device uses Schottky transistor logic technology. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

# 10.2.2 Detailed Design Procedure

- Power Supply
  - Each device must maintain a supply voltage between 4.5 V and 5.5 V
- Inputs
  - Input signals must meet the V<sub>IH</sub> and V<sub>IL</sub> specifications in *Electrical Characteristics*
  - Inputs leakage values (I<sub>I</sub>, I<sub>IH</sub>, I<sub>IL</sub>) from Electrical Characteristics must be considered
- Outputs
  - Output signals are specified to meet the V<sub>OH</sub> and V<sub>OL</sub> specifications in *Electrical Characteristics* as a minimum (the values could be closer to V<sub>CC</sub> for high signals or GND for low signals)
  - TI recommends maintaining output currents as specified in Recommended Operating Conditions
  - The part can be damaged by sourcing or sinking too much current. See *Electrical Characteristics* for details.

Product Folder Links: SN54LS245 SN74LS245

Submit Documentation Feedback


Copyright © 1976–2016, Texas Instruments Incorporated



## **Typical Application (continued)**

## 10.2.3 Application Curve

It is common to see significant losses in ribbon cables and back planes. Figure 6 shows a simplified simulation of a ribbon cable from a 5-V, 10-MHz low-drive strength source. It shows the difference between an input signal from a weak driver like an MCU or FPGA compared to a strong driver like the SN74LS245 when measured at the distant end of the cable. By adding a high-current drive transceiver before the cable, the signal strength can be significantly improved, and subsequently the cable can be longer.



Unbuffered line is directly connected to low current source, SN74LS245 line is buffered through the transceiver. Both signals are measured at the distant end of the ribbon cable. **Input signal is not shown.** 

Figure 6. Simulated Outputs From Ribbon Cable With a 5-V, 10-MHz Source

Product Folder Links: SN54LS245 SN74LS245

Copyright © 1976-2016, Texas Instruments Incorporated



# 11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*. Each  $V_{CC}$  pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F bypass capacitor. If there are multiple  $V_{CC}$  pins, TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F bypass capacitors for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. Two bypass capacitors of value 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. For best results, install the bypass capacitor(s) as close to the power pin as possible.

# 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs must not be left floating. In many applications, some channels of the SNx4LS245 are unused, and thus must be terminated properly. Because each transceiver channel pin can be either an input or an output, they must be treated as both when being terminated. Ground or  $V_{CC}$  (whichever is more convenient) can be used to terminate unused inputs; however, each unused channel should be terminated to the same logic level on both the A and B side. For example, in Figure 7 unused channels 4, 5, 6, and 7 are terminated correctly with both sides connected to the same voltage, while channel 8 is terminated incorrectly with each side being tied to a different voltage. The  $\overline{OE}$  input is also unused in this example, and is terminated directly to ground to permanently enable all outputs.

#### 12.2 Layout Example




Figure 7. Example Demonstrating How to Terminate Unused Inputs and Channels of a Transceiver

Submit Documentation Feedback

Copyright © 1976–2016, Texas Instruments Incorporated



# 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PARTS PRODUCT FOLDER		ARTS PRODUCT FOLDER SAMPLE & BUY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LS245	Click here	Click here	Click here	Click here	Click here			
SN74LS245	Click here	Click here	Click here	Click here	Click here			

# 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 13.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54LS245 SN74LS245

www.ti.com

19-Jun-2025

# **PACKAGING INFORMATION**

Orderable part number	e part number Status Material type Pac (1) (2)		J. C . C		<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-8002101VSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8002101VS A SNV54LS245W
5962-8002101VSA.A	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8002101VS A SNV54LS245W
80021012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	80021012A SNJ54LS 245FK
8002101SA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8002101SA SNJ54LS245W
JM38510/32803B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803B2A
JM38510/32803B2A.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803B2A
JM38510/32803BRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803BRA
JM38510/32803BRA.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803BRA
JM38510/32803BSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803BSA
JM38510/32803BSA.A	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803BSA
M38510/32803B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803B2A
M38510/32803BRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803BRA
M38510/32803BSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32803BSA
SN54LS245J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS245J
SN54LS245J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS245J
SN74LS245DBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS245
SN74LS245DBR.A	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS245

19-Jun-2025

SNJ54LS245W



www.ti.com

Orderable part number	Status	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LS245DW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	0 to 70	LS245
SN74LS245DWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS245
SN74LS245DWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS245
SN74LS245N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS245N
SN74LS245N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS245N
SN74LS245NE4	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS245N
SN74LS245NSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS245
SN74LS245NSR.A	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS245
SNJ54LS245FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	80021012A SNJ54LS 245FK
SNJ54LS245FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	80021012A SNJ54LS 245FK
SNJ54LS245J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS245J
SNJ54LS245J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS245J
SNJ54LS245W	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8002101SA SNJ54LS245W
SNJ54LS245W.A	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8002101SA

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

# PACKAGE OPTION ADDENDUM

www.ti.com 19-Jun-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS245, SN54LS245-SP, SN74LS245:

Catalog: SN74LS245, SN54LS245

Military: SN54LS245

Space: SN54LS245-SP

#### NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com 23-May-2025

# TAPE AND REEL INFORMATION

# REEL DIMENSIONS Reel Diameter Reel Width (W1)



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LS245DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS245NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com 23-May-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LS245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS245NSR	SOP	NS	20	2000	367.0	367.0	45.0



www.ti.com 23-May-2025

# **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8002101VSA	W	CFP	20	25	506.98	26.16	6220	NA
5962-8002101VSA.A	W	CFP	20	25	506.98	26.16	6220	NA
80021012A	FK	LCCC	20	55	506.98	12.06	2030	NA
8002101SA	W	CFP	20	25	506.98	26.16	6220	NA
JM38510/32803B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/32803B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/32803BSA	W	CFP	20	25	506.98	26.16	6220	NA
JM38510/32803BSA.A	W	CFP	20	25	506.98	26.16	6220	NA
M38510/32803B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/32803BSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74LS245N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS245N.A	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS245NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54LS245FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS245FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS245W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54LS245W.A	W	CFP	20	25	506.98	26.16	6220	NA

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK




NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit. Index point is provided on cap for terminal identification only. Falls within Mil—Std 1835 GDFP2—F20 C.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# J (R-GDIP-T\*\*)

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated