# **SE052**

### **EdgeLock family**

Rev. 1.5 — 3 June 2024 789115 Product data sheet





### 1 Introduction

EdgeLock SE052 is a ready-to-use IoT secure element solution. It provides a root of trust at the IC level and it gives an IoT system a state-of-the-art edge-to-cloud security capability right out of the box.

The SE052 is a turnkey solution that comes with an updatable applet optimized for IoT security use cases preinstalled. A comprehensive product support package, complements this solution. This package enables fast time to market and easy design-in with Plug and Trust middleware for host applications, a development kit, and documentation for product evaluation.

SE052 has a FIPS 140-3 level three certification [FIPS 140-3 validated, Certificate #4679] and an independent Common Criteria EAL 6+ security certification up to OS level and supports both RSA and ECC asymmetric cryptographic algorithms with high key length. The latest security measures are targeting to protect the IC even against sophisticated noninvasive and invasive attack scenarios.

#### 1.1 SE052 Use Cases

- · Secure connection to public/private clouds, edge computing platforms, infrastructure
- · Device-to-device authentication
- · Secure data protection
- · Secure commissioning support
- · Secure CL/Wi-Fi interactions
- · Secure key storage
- · Secure provisioning of credentials
- · Ecosystem protection

#### 1.2 Applications

- Smart Industry
- Smart Home
- · Smart Cities
- Healthcare



**EdgeLock family** 

# 2 General description

The SE052 is based on NXPs Integral Security Architecture 3.0 providing a secure and efficient protection against various security threats. The efficiency of the security measures is proven by a Common Criteria EAL6+ certification. It represents NXPs next generation of secure elements and forms the essence of more than 15 years of experience.

EdgeLock SE052 is a platform. The SE052F variant is FIPS 140-3 certified. For more information about the released configuration, see the Configuration Sheet. [1]

### 2.1 Key benefits

- Plug & Trust Middleware for fast and easy design with complete product support package
- Easy integration with different MCU and MPU platforms and OSs (Linux, RTOS, Windows, Android, and so on)
- · Turnkey solution ideal for system-level security without the need to write security code
- · Secure credential injection for root of trust at IC level
- Secure, zero-touch connectivity to public and private clouds
- · Real end-to-end security, from sensor to cloud
- · Ready-to-use example code for each of the key use cases

**EdgeLock family** 

#### 3 Features and benefits

### 3.1 Product-specific features

The SE052 operates fully autonomously based on an integrated Javacard operating system and applets. With the NXP IoT applet, the content from the memory is fully isolated from the host system.

- Built on NXP Integral Security Architecture 3.0
- CC EAL 6+ certified HW and OS as environment to run NXP IoT applications, supporting fully encrypted communications and secured Life-Cycle management
- FIPS 140-3 Lv 3 Certified Module with level 4 for physical security
- Effective protection against advanced attacks, including Power Analysis and Fault Attacks of various kinds
- Multiple logical and physical protection layers, including metal shielding, end-to-end encryption, memory encryption, tamper detection
- · Support for RSA and ECC asymmetric cryptography algorithms
- Support for AES Modes: CBC, ECB, CTR, GCM, CCM
- HMAC, CMAC, GMAC, SHA-224/256/384/512 (only in combination with, HMAC and/or PBKDF) operations
- Various options for key derivation functions, including HKDF, PRF (TLSPSK)
- Extended temperature range for industrial applications (-40 °C to 105 °C)
- HVQFN20 package (4 mm × 4 mm)
- Communication interfaces supported for different product configurations:
  - I<sup>2</sup>C target up to 3.4 Mbit/s
  - I<sup>2</sup>C controller up to 400 kbit/s
  - ISO14443-A passive contactless wireless interface for IoT use cases simplifying configuration set-up, maintenance in the field and late stage configuration
- Support for SCP03 protocol (bus encryption and encrypted credential injection) to securely bind the host with the secure element
- TRNG compliant to NIST SP800-90B
- DRBG compliant to NIST SP800-90A
- Support for applet level secure messaging channels to allow end-to-end encrypted communication in multitenant ecosystems
- 100 kB of free user memory
- SEMS Lite for Applet update available.

**Note:** Updating the applet will make the parts non-FIPS compliant and they will require a FIPS recertification of the new applet version.

# 4 Ordering information

Table 1. Ordering information

Variant Identifier (OEF ID)	12NC	Type Number	Orderable Part Number		
B501	9354 551 73118	SE052F2HN2/Z019H	SE052F2HN2/Z019HJ		

SE052

All information provided in this document is subject to legal disclaimers

EdgeLock family

# 5 Pinning

### 5.1 Pin description HVQFN20




Table 2. Pin description for SE052

Symbol	Pin	Description
LB	1	Antenna coil connection
n.c.	2	not connected
IO1	3	I <sup>2</sup> C controller SDA (or ISO 7816 UART GPIO)
n.c.	4-9	not connected
SCL	10	I <sup>2</sup> C clock
SDA	11	I <sup>2</sup> C data
VIN	12	Power supply voltage input for SCL, SDA pads, IO2 when not in DPD mode, logic supply for I <sup>2</sup> C
CLK	13	not connected (or ISO 7816 UART CLK)
RST_N	14	Low level on RST_N pin is triggering device reset.  The reset is also triggered without a clock signal on the CLK-pin, this functionality might be in conflict with ISO/IEC 7816 negative tests.
VOUT	15	Supply voltage output to be connected to pad VDD on PCB level
IO2	16	I <sup>2</sup> C controller SCL (or ISO 7816 UART GPIO2)
LA	17	Antenna coil connection LA
VDD	18	Power supply voltage input
VSS	19	Ground (reference voltage) input
n.c.	20	not connected

Downloaded from Arrow.com.

EdgeLock family

# 6 Package

SE052 is offered in an HVQFN20 package. The dimensions are 4 mm x 4 mm x 0.85 mm with a 0.5 mm pitch. Refer to the package data sheet <u>SOT917-7.pdf</u>.

# 7 Marking

Table 3. Marking codes

Type number	Marking code
SE052	Line A: SE52
	Line B: **** (**** = 4-digit Batch code)
	Line C: snDywwA
	s: Diffusion center
	n: Assembly center
	D: RHF-2006 indicator
	Y: Year
	WW: Week
	A: Mask layout version

### 8 Packing information

### 8.1 Reel packing

The SE052 product is available in tape on reel.

Table 4. Reel packing options

Symbol	Parameter	Number of units per reel
HVQFN20	13" tape on reel	6000

Downloaded from Arrow.com.

**EdgeLock family** 


# 9 I<sup>2</sup>C interface

#### 9.1 Introduction

The SE052 offers an  $I^2$ C interface supporting target mode with data rates up to 3.4 Mbit/s when operated in High-Speed Mode (HS). The  $I^2$ C interface is using the T=1 over  $I^2$ C.

When the IC is in power saving modes Power Down or Deep Power Down the system wakes up on I<sup>2</sup>C bus activity. After wakeup from DPD mode I<sup>2</sup>C HS mode has to be enabled vis HS preamble similar to power on reset.

Figure 1 is showing an abstract on how to integrate the SE052 in a system using I<sup>2</sup>C interface.



**EdgeLock family** 

### 10 Power-saving modes

#### 10.1 Introduction

The device provides two power-saving operation modes. The Power-down mode (with state retention) and the Deep Power-down mode (no state retention).

#### 10.2 Power-down mode

The Power-down mode has the following properties:

- · All internal clocks are frozen
- · CPU enters power-saving mode with program execution being stopped
- · CPU registers keep their contents
- RAM keeps its contents

The SE052 enters into Power-down mode by receiving "End of APDU session request" (according to [2]) respectively "RELEASE request" (according to GP T=10I2C [3]). In Power-down mode, all internal clocks are frozen. The IOs hold the logical states they had at the time Power-down mode was activated. To exit from the Power-down mode an external interrupt edge must be triggered by a falling edge on I2C SDA2.

### 10.3 Deep Power-down mode

The SE052 provides a special power-saving mode offering maximum power saving. This mode is activated by sending a T=1oI2C command for deep power down (S-Block 0xDF).

While in Deep Power-down mode the internal power and VOUT is switched off completely and only the I<sup>2</sup>C pads stay supplied.

With the next command addressed to the I<sup>2</sup>C interface of the device, it will wakeup from Deep Power down mode, which means booting up and then is available to process the next received command.

For usage of Deep Power-down mode the SE052 must be supplied via pin Vin and pin VDD needs to be supplied by pin Vout.

**EdgeLock family** 

# **Limiting values**

<u>Table 5</u> and <u>Table 6</u> show the limiting values for the SE052.

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V<sub>SS</sub> (ground = 0 V).

Symbol	Parameter	Conditions	N	Min	Max	Unit
$V_{DD}$	supply voltage	pad V <sub>DD</sub>	-(	0.3	6	V
VI	input voltage	pads V <sub>DD</sub> , V <sub>SS</sub> , CLK, RST_N, IO1	-(	0.3	6	V
I <sub>I</sub>	input current	pad IO	-:	20		mA
Io	output current	pad IO	-		30	mA
I <sub>lu</sub>	latch-up current	$V_{l} < 0 \text{ V or } V_{l} > V_{DD}$	-		± 100	mA
V <sub>esd</sub>	electrostatic discharge voltage (HBM)	pads VDD, VSS, CLK,RST_N, IO1	[]		± 4	kV
		pads LA, LB	[]		± 3	kV
	electrostatic discharge voltage (CDM)	all pads	2]		750	V
P <sub>tot</sub>	Total power dissipation	[:	3] -		600	mW
E <sub>opt, max</sub>	Irradiance [4]	perpendicular illumination from backside of unprotected chip; light from a black body radiation source in the optical wavelength range between 400 nm and 1100 nm at 25 °C ambient temperature	-		3	W/m <sup>2</sup>
T <sub>stg</sub>	Storage temperature			55	125	°C

In accordance with ANSI/ESDA/JEDEC JS-001-2011, ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing - Human Body Model (HBM) - Component Level.

Table 6. Limiting values (V<sub>IN</sub>, V<sub>OUT</sub>, SDA, SCL, IO2) Additional parameter for pads V<sub>IN</sub>, V<sub>OUT</sub>, SDA, SCL, IO2

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IN</sub>	supply voltage for pads SDA, SCL, IO2, V <sub>out</sub>		-0.3	3.63	V
VI	input voltage	pads SDA, SCL, IO2	-0.3	3.63	V
l <sub>i</sub>	input current	pads SDA, SCL, IO2	-10	-	mA
Io	output current	pads SDA, SCL, IO2	-	10	mA
V <sub>esd</sub>	electrostatic discharge voltage (HBM)	pads VIN, VOUT, SDA, SCL, IO2	-	2	kV
C <sub>VOUT</sub>	capacitive load at node V <sub>out</sub> -V <sub>DD</sub>		-	47 <sup>[1]</sup>	nF

Capacitive load at node Vout-VoD will lead to increased Inrush currents at startup which needs to be supplied by node Vin. In case the current cannot be supplied at Vin the startup time of the IC will increase.

SE052

All information provided in this document is subject to legal disclaimers.

In accordance with JEDEC JESD22-C101 for Charged-Device Model (CDM)

<sup>[2]</sup> [3] [4] Depending on appropriate thermal resistance of the package.

Irradiance is a radiometric parameter and shall not be confused with photometric illuminance measured in lux.

**EdgeLock family** 

# **Recommended operating conditions**

Table 7. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub> (5 V)	Supply voltage <sup>[1]</sup>	Nominal supply voltage contact interface operation	4.5	5	5.5	V
V <sub>DD</sub> (3 V)		Class B/3 V nominal supply voltage contact interface operation	2.7	3	3.3	V
V <sub>DD</sub> (1.8 V)		Class C/1.8 V nominal supply voltage contact interface operation	1.62	1.8	1.98	V
V <sub>I</sub>	DC input voltage on digital inputs and digital I/O pads	pads RST_N, CLK, IO1	-0.3		V <sub>DD</sub> + 0.3	V
Н	Field strength	Contactless interface operation for 25 °C to 85 °C <sup>[2]</sup>	1.5	-	7.5	A/m
		Contactless interface operation for -40 °C to 105 °C	1.5	-	3.5	A/m
T <sub>amb</sub>	Operating ambient temperature [3]		-40	-	105	°C

- All described supply voltages according to ISO/IEC 7816-3. Values apply to antenna Class-1 PICC, antenna field strength range for higher Class antennas according ISO14443. All product properties and values specified within this data sheet are only valid within the operating ambient temperature range.

The supported operating supply voltage ranges limited by exception sensors covers the whole range of classes A, B and C. The SE052 devices operate within the full voltage range described in Figure 3.





Table 8. Recommended operating conditions (V<sub>IN</sub>, SDA, SCL, IO2) Additional parameter for pads V<sub>IN</sub>, V<sub>OUT</sub>, SDA, SCL, IO2

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{IN}$	supply voltage for pads SDA, SCL, IO2, V <sub>out</sub>	Nominal supply voltage	1.65	1.8	3.6	V
VI	DC input voltage on digital inputs and digital I/O pads	pads SDA, SCL, IO2	-0.3	V <sub>IN</sub>	3.63	V



All information provided in this document is subject to legal disclaimers.

**EdgeLock family** 

### 13 Static characteristics

#### 13.1 Measurement conventions

Testing measurements are performed at the contact pads of the device under test. All voltages are defined with respect to the ground contact pad VSS. All currents flowing into the Secure Element are considered positive.

#### 13.2 Level and currents

#### 13.2.1 General and ISO7816 I/O interface

Table 9. Electrical DC characteristics of Input/Output: IO1/IO2

Conditions:  $V_{DD}$  = 1.62 V to 5.5 V;  $V_{in}$  = 1.65 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified In <u>Table 9</u>  $V_{DD}$  means for IO1 voltage on  $V_{DD}$  pin, for IO2 voltage on  $V_{IN}$  pin

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>IH</sub>	HIGH level input voltage	[1]	0.7 × V <sub>DD</sub>	-	V <sub>DD</sub> + 0.3	V	
V <sub>IL</sub>	LOW level input voltage		-0.3	-	0.25 × V <sub>DD</sub>	V	
I <sub>IH</sub>	HIGH level input current in "weak pull- up" input mode	$0.7 \ V_{DD} \le V_I \le V_{DD}$ ; Test conditions for the maximum absolute value: $I_{IH(max)}$ : $V_I = 0.7 \ V_{DD}$ , $V_{DD} = V_{DD(max)}$ of the respective supply voltage class A, B or C	-20	-	-	μА	
I <sub>IL</sub>	LOW level input current	$0 \text{ V} \leq \text{V}_{\text{I}} \leq 0.3 \text{ V}_{\text{DD}};$ Test conditions for the maximum absolute value: $I_{\text{IL}(\text{max})}$ : $V_{\text{I}} = 0 \text{ V}$ , $V_{\text{DD}} = V_{\text{DD}(\text{max})}$ of the respective supply voltage class A, B or C	-50	-	-	μА	
I <sub>TL</sub>	HIGH-to-LOW transition input current	0.3 $V_{DD} < V_{I} \le V_{DD}$ ; Test conditions for the maximum absolute value: $V_{I} = 0.5 V_{DD}$ , $V_{DD} = V_{DD(max)}$ of the respective supply voltage class A, B					
	(only in "quasi- bidirectional" mode)	Class A	-300	-	-	μA A	
		Class B	-250	-	-	μΑ	
		Class C	-200	-	-	μA	
Iı	Input current in "weak pull-up" input mode	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{DD}};$ Test conditions for the maximum absolute value: $I_{\text{I}(\text{max})}$ : $V_{\text{I}} = 0 \text{ V}$ , $V_{\text{DD}} = V_{\text{DD}(\text{max})}$ of the respective supply voltage class A, B, or C	-50	-	-	μA	
I <sub>ILIH</sub>	Leakage input current	$V_{DD} < V_{I} \le V_{DD} + 0.3 \text{ V}; -40 \text{ °C} \le T_{amb} \le 105 \text{ °C};$		Α	25	μΑ	
	at input voltage beyond V <sub>DD</sub> in "weak pull-up" input mode	Test conditions: $V_I = V_{DD} + 0.3 \text{ V}$ ; $V_{DD} = V_{DD(max)}$ of the respective supply voltage class A, B, or C; $T_{amb} = 105 ^{\circ}\text{C}$		B, C	20	μA	

EdgeLock family

Table 9. Electrical DC characteristics of Input/Output: IO1/IO2...continued Conditions:  $V_{DD}$  = 1.62 V to 5.5 V;  $V_{in}$  = 1.65 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified In <u>Table 9</u>  $V_{DD}$  means for IO1 voltage on  $V_{DD}$  pin, for IO2 voltage on  $V_{IN}$  pin

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
I <sub>ILIL</sub>	Leakage input current at input voltage below	Test conditions: $V_I = -0.3 \text{ V}$ ; $V_{DD} = V_{DD(max)}$ , of the respective supply voltage class A, B or C					
	V <sub>SS</sub> in "weak pull-up" input mode	-0.3 V ≤ V <sub>I</sub> < 0 V; -40 °C ≤ T <sub>amb</sub> ≤ 30 °C, T <sub>amb</sub> = 30 °C	-100	-	-	μA	
		-0.3 V ≤ V <sub>I</sub> < 0 V; 30 °C ≤ T <sub>amb</sub> ≤ 85 °C, T <sub>amb</sub> = 85 °C	-400	-	-	μA	
		-0.3 V ≤ V <sub>I</sub> < 0 V; 85 °C ≤ T <sub>amb</sub> ≤ 105 °C, T <sub>amb</sub> = 105 °C	-600	-	-	μA	
I <sub>ILIHQ</sub>	Leakage input current at input voltage beyond V <sub>DD</sub> (only in "quasibidirectional"mode)	$\begin{split} &V_{DD} < V_{I} \le V_{DD} + 0.3 \text{ V}; -40 \text{ °C} \le T_{amb} \le 105 \text{ °C} \\ &\text{Test conditions: } V_{I} = V_{DD} + 0.3 \text{ V}; V_{DD} = \\ &V_{DD(max)} \text{ of the respective supply voltage class} \\ &\text{A, B or C;} \\ &T_{amb} = 105 \text{ °C} \end{split}$	-	-	100	μΑ	
I <sub>ILILQ</sub>	Leakage input current at input voltage below V <sub>SS</sub> (only in "quasibidirectional"mode)	Test conditions: $V_I = -0.3 \text{ V}$ ; $V_{DD} = V_{DD(max)}$ ; of the respective supply voltage class A, B or C				,	
		-0.3 V ≤ V <sub>I</sub> < 0 V; -40 °C ≤ T <sub>amb</sub> ≤ 30 °C, T <sub>amb</sub> = 30 °C	-100	-	-	μA	
		-0.3 V ≤ V <sub>I</sub> < 0 V; 30 °C ≤ T <sub>amb</sub> ≤ 85 °C, T <sub>amb</sub> = 85 °C	-400	-	-	μА	
		$-0.3 \text{ V} \le \text{V}_{\text{I}} < 0 \text{ V}; 85 \text{ °C} \le \text{T}_{\text{amb}} \le 105 \text{ °C},$ $\text{T}_{\text{amb}} = 105 \text{ °C}$	-600	-	-	μА	
V <sub>OH</sub>	HIGH level output	I <sub>OH</sub> = -20 μA; Class A condition	3.8	-	-	V	
	voltage	I <sub>OH</sub> = -20 μA; Class B or C condition	0.7 × V <sub>DD</sub>	-	-	V	
V <sub>OL</sub>	LOW level output voltage	Class A or B condition; I <sub>OL</sub> = 1 mA	-	-	0.3	V	
		Class C condition				'	
		I <sub>OL</sub> = 1 mA	-	-	0.3	V	
			I <sub>OL</sub> = 0.5 mA	-	-	0.15 × V <sub>DD</sub>	V

 $V_{DD} = V_{OUT}$  for High level input voltage on IO2 (IO2: VIH max. = 3.63 V) IO1 source a transition current when being externally driven from HIGH to LOW. This transition current (I<sub>TL</sub>) reaches its maximum value when the input voltage  $V_I$  is approximately 0.5  $V_{DD}$ . Input current I<sub>TL</sub> is tested at input voltage  $V_I = 0.5 V_{DD}$ . Current IIL is tested at input voltage  $V_I = 0.3 V$ . Figure 4 shows

Voltage  $V_1$  is approximately 0.5  $V_D$ . Injutic voltage  $V_1$  = 0.5  $V_D$ . Current file is tested at injut voltage  $V_1$  = 0.5  $V_D$ . External pull-up resistor 20 kΩ to  $V_D$  assumed. The worst case test condition for parameter  $V_O$ H is present at minimum  $V_D$ D. For class A supply voltage conditions  $V_D$ D = 4.5 V is the worst case with respect to the fix specification limit  $V_{OH(min)}$  = 3.8 V (0.844  $V_D$ D). The supply voltage related limit "0.7  $V_D$ D" is a stricter requirement than the fix value 3.8 V at high  $V_D$ D values (0.7  $V_D$ D = 3.85 V at  $V_D$ D = 5.5 V). So, in the  $V_D$ D range 4.5 V to 5.5 V,  $V_{OH(min)}$  is specified as "the larger value of 0.7  $V_D$ D and 3.8 V, respectively." The  $V_{OHmin}$  value (0.7  $V_D$ D) cannot be guaranteed in "quasi-bidirectional" mode at an output current of  $V_D$ D and  $V_D$ D are put the used. output current of  $I_{OH}$  = -20  $\mu A$  - the strong output drive mode must be used.


EdgeLock family


Table 10. Electrical DC characteristics of Inputs CLK and RST\_N


Conditions:  $V_{DD}$  = 1.62 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Inputs CL	K and RST_N				1	
V <sub>IH</sub>	HIGH level input voltage		0.7 × V <sub>DD</sub>	-	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	LOW level input voltage		-0.3	-	0.25 × V <sub>DD</sub>	V
I <sub>IH</sub>	HIGH level input current	$\begin{array}{l} 0.7 \ V_{DD} \leq V_{I} \leq V_{DD}; \\ \text{Test conditions for the maximum absolute value:} \\ I_{IH(max)}: \ V_{I} = 0.7 \ V_{DD}, \\ V_{DD} = V_{DD(max)} \ \text{of the respective supply voltage} \\ \text{class A, B, or C} \end{array}$	-20	-	-	μА
I <sub>IL</sub>	LOW level input current	$0 \text{ V} \leq \text{V}_{\text{I}} \leq 0.3 \text{ V}_{\text{DD}};$ Test conditions for the maximum absolute value: $I_{\text{IL}(\text{max})}$ : $V_{\text{I}} = 0\text{V}$ , $V_{\text{DD}} = V_{\text{DD}(\text{max})}$ of the respective supply voltage class A, B or C	-20	-	-	μА
I <sub>I</sub>	Input current	$0 \text{ V} \leq V_{l} \leq V_{DD}$ ; Test conditions for the maximum absolute value: $I_{l(max)}$ : $V_{l} = 0 \text{ V}$ , $V_{DD} = V_{DD(max)}$ of the respective supply voltage class A, B, or C	-20	-	-	μΑ
Ішн	Leakage input current at input voltage beyond V <sub>DD</sub>	$V_{DD} < V_{I} \le V_{DD} + 0.3 \text{ V}$ ; -40 °C $\le T_{amb} \le 105 \text{ °C}$ Test conditions: $V_{I} = V_{DD} + 0.3 \text{ V}$ ; $V_{DD} = V_{DD(max)}$ of the respective supply voltage class A, B or C; $T_{amb} = 105 \text{ °C}$	-	-	20	μА
I <sub>ILIL</sub>	Leakage input current at input voltage below	Test conditions: $V_I = -0.3 \text{ V}$ ; $V_{DD} = V_{DD(max)}$ ; of the respective supply voltage class A, B or C;		-		
	V <sub>SS</sub>	$-0.3 \text{ V} \le \text{V}_{\text{I}} < 0 \text{ V}; -40 \text{ °C} \le \text{T}_{\text{amb}} \le 30 \text{ °C};$ $\text{T}_{\text{amb}} = 30 \text{ °C}$	-100	-	-	μA
		-0.3 V ≤ V <sub>I</sub> < 0 V; 30 °C ≤ T <sub>amb</sub> ≤ 85 °C; T <sub>amb</sub> = 85 °C	-300	-	-	μΑ
		-0.3 V ≤ V <sub>I</sub> < 0 V; 85 °C ≤ T <sub>amb</sub> ≤ 105 °C; T <sub>amb</sub> = 105 °C	-450	-	-	μA


EdgeLock family







**EdgeLock family** 



#### 13.2.1.1 Pads SDA and SCL

Table 11. Electrical DC characteristics of pads SDA, SCL.

Conditions:  $V_{DD}$ ,  $V_{IN}$  = 1.65 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified. SCL, SDA pads are in open-drain mode, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	HIGH level input voltage		0.7 V <sub>IN</sub>	-	V <sub>IN</sub> + 0.3 (max. 3.63 V)	V
$V_{IL}$	LOW level input voltage		-0.3	-	0.25 × V <sub>IN</sub>	V
V <sub>HYS</sub>	Input hysteresis voltage	-	0.05	-	-	$V_{DD}$
V <sub>OL(OD)</sub>	Low level output voltage	I <sub>OL</sub> = 3.0 mA; V <sub>IN</sub> = 3.6 V to 2 V	0	-	0.4	V
	(open-drain mode)	I <sub>OL</sub> = 2.0 mA; V <sub>IN</sub> = 2 V to 1.65 V	0	-	0.2 × V <sub>DD</sub>	V
I <sub>OL(OD)</sub>	Low level output current	V <sub>OL</sub> = 0.4 V; V <sub>IN</sub> = 1.65 V to 3.6 V	5	-	-	mA
	(open-drain mode)	V <sub>OL</sub> = 0.6 V; V <sub>IN</sub> =1.65 V to 3.6 V	6	-	-	mA
V <sub>OH(PP)</sub>	High level output voltage (push-pull/GPIO mode)	I <sub>OH</sub> = 3 mA	0.7	-	-	V <sub>IN</sub>
V <sub>OL(PP)</sub>	Low level output voltage	I <sub>OL</sub> = 3 mA, V <sub>IN</sub> > 2 V	-	-	0.4 × V	V
	(push-pull/GPIO mode)	I <sub>OL</sub> = 3 mA, V <sub>IN</sub> <= 2 V:	-	-	0.2 × V <sub>IN</sub>	V
l <sub>IH</sub>	High level input current	$\begin{array}{l} 0~\text{V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{DD}}(\text{max}); ~-40~^{\circ}\text{C} \leq \text{T}_{\text{amb}} \leq 105~^{\circ}\text{C}; \\ \text{Test conditions: V}_{\text{I}} = \text{V}_{\text{DD}}~; \text{V}_{\text{DD}} = \text{V}_{\text{DD}}~(\text{max}); \\ \text{T}_{\text{amb}} = 105~^{\circ}\text{C} \end{array}$	-	-	1	μA
I <sub>IL</sub>	Low level input current	$0 \text{ V} \le \text{V}_{\text{I}} \le \text{V}_{\text{DD}} \text{ (max)}; -40 \text{ °C} \le \text{T}_{\text{amb}} \le 105$ °C; Test conditions: $\text{V}_{\text{I}} = \text{VDD}; \text{V}_{\text{DD}} = 0 \text{ V};$ $\text{T}_{\text{amb}} = 105 \text{ °C}$	-1	-	-	μA
I <sub>WPU</sub>	weak pull-up current		-300	-	-70	μΑ
I <sub>WPD</sub>	weak pull-down current		80	-	350	μΑ

EdgeLock family

# 13.3 Configuration settings

The applied EdgeLock SE052 OS configuration is shown below.

**Table 12. Configuration parameters** 

Configuration parameter	Value	Description
TCL_ATS_IF	0x0578779102	This are the first bytes in the ATS before the Historical Characters. (T0, [TA1], [TB1], [TC1]) The first byte defines the length (excl. length byte).
TCL_L3_ACTIVATION_CONTROL	0x04	L3 Activation Control Parameter = 0x04: Use UID stored in Security Row. (even if "ATQA select" selects a different source for ATQA).
TCL_ATS_CURRENT_HISTLEN	0x05	Actually used length of the historical characters in configuration item TCL_ATS_HISTCHARS
TCL_ATS_HISTCHARS	0x8073C8211000000000 0000000000000000000000	Byte array (max 20 bytes): Historical characters used for T=CL.
TCL_ATQA_MSB	0x00	1-byte value: ATQA MSB byte only used for CIU
TCL_ATQA_LSB	0x48	1-byte value: ATQA LSB byte only used for CIU
TCL_SAK_COMPLETE	0x20	1-byte value: SAK in case of incomplete UID, only used for CIU.
TCL_SAK_INCOMPLETE	0x24	1-byte value: SAK in case of complete UID, only used for CIU.
MAX_SUPPORTED_RSA_KEYLEN_ BIT	0x1000	Maximum RSA key size in bits.
COMM_BEHAVIOR	0x54	Entry to configure comm behaviour.  Bit6 - 1=Extended Length APDU Lock enabled(extended APDU will NOT reach standard applets which do NOT implement Extended Length Interface)  Bit5 - 0=NAK handling enabled on the first command after L3 activation,  Bit4 - 1=strong modulation enabled  Bit3 - 0=No EMV SB114 warning support for T=0  Bit2 - 1=I-Block number check is enabled on contactless  Bit1 - 0=EMVCO incompatible
PPS_HANDLING	0x03	Entry to configure comm behaviour for PPS handling Bit1 - 1=override ATS and allow PPS. Bit0 - 1=override ATR and allow PPS.

EdgeLock family

Table 12. Configuration parameters...continued

Configuration parameter	Value	Description
ATR_I2C_IF_BYTES	0x1801A0000003960403E800FE020B 03E8000100000000641388	ATR definition for I <sup>2</sup> C interface. Length of the data = 0x18 (excl. length byte)
		Protocol Version = 0x01 RID according to [7816-4] = 0xA00000 0396 Length of Data Link Layer Parameters = 0x04
		Block Waiting Time (in ms) = 0x03E8  Maximum Information Field Size of the SE (in bytes) (i.e. initial value) = 0x00FE
		Physical Layer ID = 0x02 (= I <sup>2</sup> C) Length of Physical Layer Parameters = 0x0B
		Maximal Clock Frequency at which the SE may operate (in kHz) = 0x03E8
		Configuration = 0x00 => HS (High Speed) mode not supported
		Minimum Polling Time (conditional to Polling Mode support) (in ms) = 0x01
		IRQ Clear Time (conditional on Interrupt Mode support) (in µs)
		= 0x00 Maximum SE Access Length (in bytes) = 0x0000
		Secure Element Guard Time (in µs) = 0x0064
		Wake-Up Time (in µs) = 0x1388 (when receiving a Wake-Up
		Byte, time after which the SE is ready to receive a command)

EdgeLock family

Table 12. Configuration parameters...continued

Table 12. Configuration parametersco	Value	Description
CIP_I2C_SPI_IF_BYTES	0x150104630700930208000503E8FF 0100640403E800FE00000000	Length of the CIP data = 0x15 (excl. length byte) Protocol Version = 0x01 Length of the following IIN bytes = 0x04 Issuer Identification Number (according to [7812-1], BCD encoded) = 0x630700 93 Physical Layer ID = 0x02 (= I²C)
ATR_CIP_I2C_SPI_HIST_CHARS	0x0A0065534530353100000000000000000000000000000	Historical Character definition for I <sup>2</sup> C and SPI interface. Config item holds the following information:
		Length of Historical Bytes = 0x0A Historical Bytes = 0x00655345303531 000000000000000
VHBR_ENABLED	0xA5	VHBR: Disabled

EdgeLock family

Table 12. Configuration parameters...continued

Configuration parameter	Value	Description
PERSISTENT_DATA_ENUM_ EXTERNAL_FEATURES	0x0202020200000000	FEATURE_SELECT_FILE_WITH_ INVALID_AID: FEATURE_GP_ COMPLIANT FEATURE_SELECT_FILE_WHILE_ ALREADY_SELECTED: FEATURE_ GP_COMPLIANT FEATURE_SELECT_MANAGE_ CHANNEL_INVALID_CLASS: FEATURE_GP_COMPLIANT FEATURE_EXTENDED_APDU_ ORIGIN_DEFAULT: FEATURE_GP_ COMPLIANT
NR_OF_LOGICAL_CHANNELS	0x02	Maximum number of supported logical channels.
OS_TIMER_INIT	0xF9B8	Enable Timer on Contactless Interface Enable Timer on Contact Interface Enable Timer on I <sup>2</sup> C
I2C_SPI_PARAMS	0x000E	Target clock stretching = clock stretching disabled Enable power saving mode after sending End of APDU Session response = power save mode enabled Select flavour of T1I2C protocol = GP 0.39 flavour Select the T1I2C protocol communication mode = Blocking Communication
I2C_SLAVE_ADDRESS	0x48	1-byte value: I <sup>2</sup> C target address of product.

### 13.4 General A/5 V, class B/3 V, or class C/1.8 V class operation

Table 13. Electrical characteristics of IC supply current

[1] Conditions:  $V_{DD}$  = 1.62 V to 5.5 V;  $V_{IN}$  = 1.65 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified

Symbol	Parameter	Conditions	Supply voltage class	Min	Тур	Max	Unit
Supply							
$V_{DD}$	supply voltage range	Class A: 5 V range	A (5 V)	4.5	5	5.5	V
		Class B: 3 V range	B (3 V)	2.7	3	3.3	V
		Class C: 1.8 V range	C (1.8 V)	1.62	1.8	1.98	V
	operating mode: Idle n	node		'		<u>'</u>	'
V <sub>IN</sub>	supply voltage range	V <sub>DD</sub> = V <sub>OUT</sub>	V <sub>IN</sub>	1.65	1.8	3.6	V

SE052

All information provided in this document is subject to legal disclaimers.

**EdgeLock family** 

Table 13. Electrical characteristics of IC supply current...continued

[1] Conditions:  $V_{DD}$  = 1.62 V to 5.5 V;  $V_{IN}$  = 1.65 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified

Symbol	Parameter	Conditions	Supply voltage class	Min	Тур	Max	Unit
I <sub>DD</sub>	supply current Idle mode	$f_{CPU} = 48 \text{ MHz},$ $f_{MST} = 96 \text{ MHz}$	all	1.3	2	3.3	mA
	operating mode: typical (	CPU		,			
	no coprocessor active	f <sub>CPU</sub> = 48 MHz, f <sub>MST</sub> = 96 MHz	all	4.5	5	6.5	mA
	AES coprocessor active (AES 48 MHz)	CPU in Idle mode	all	6.7	7.5	8.7	mA
	Assymmetric coprocessor active (FAME 48 MHz)	CPU in Idle mode	all	13.5	15.2	17	mA
	DES coprocessor active (DES 48 MHz)	CPU in Idle mode	all	7	7.7	9	mA
I <sub>DD(PD-</sub>	supply current	to input CLK at "high" level stopped. T <sub>cmb</sub> = 25 °C.	A (5 V)	300	400	470	μΑ
ISO7816)	CLOCKSTOP mode		B (3 V) C (1.8 V)	280	390	430	μΑ
I <sub>DD (PD-I<sup>2</sup>C)</sub>	supply current I <sup>2</sup> C Power- down mode	$V_{IN(min)}$ <= $V_{IN}$ <= $V_{IN(max)}$ ; $V_{DD}$ = $V_{OUT}$ Clock to input SCL stopped, $T_{amb}$ = 25 °C, SDA, SCL pads in pull-up Typical value with $V_{DD}$ = 1.8 V	V <sub>IN</sub>	500	610	660	μA
I <sub>DD(DPD)</sub>	Deep Power-down mode (without state retention)	V <sub>IN(min)</sub> <= V <sub>IN</sub> <= VIN(max); V <sub>DD</sub> = V <sub>OUT</sub> ; DPD timer stopped; I <sup>2</sup> C clock stopped	V <sub>IN</sub>	3	10	15	μA

<sup>[1]</sup> Typical values are only referenced for information. They are subject to change without notice.

# 14 Dynamic characteristics

# 14.1 General, ISO/IEC 7816, ISO/IEC 14443 I/O and $I^2$ C I/O

Table 14. Electrical AC characteristics of I/O1, CLK, and RST\_N

Conditions:  $V_{DD}$  = 1.62 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified. Typical values are only referenced for information. They are subject to change without notice.

Symbo	Parameter	Conditions		Min	Тур	Max	Unit			
Input/C	Input/Output: IO1									
t <sub>r(i)(IO)</sub>	I/O Input rise time	Input/reception mode	[1] [2]	-	-	1	μs			
		Input/reception mode	[3] [2]	-	-	0.25 ×	μs			
						t <sub>IOWx_min</sub>				
t <sub>f(i)(IO)</sub>	I/O Input fall time	Input/reception mode	[1] [2]	-	-	1	μs			
		Input/reception mode	[3] [2]	-	-	0.25 ×	μs			
						t <sub>IOWx_min</sub>				

E052

All information provided in this document is subject to legal disclaimers.

**EdgeLock family** 

Table 14. Electrical AC characteristics of I/O1, CLK, and RST\_N ...continued

Conditions:  $V_{DD}$  = 1.62 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified. Typical values are only referenced for information. They are subject to change without notice.

Symbo	Parameter	Conditions		Min	Тур	Max	Unit
t <sub>r(o)(IO)</sub>	I/O Output rise time	Output/transmission mode; C <sub>L</sub> = 30 pF	[2]	-	-	0.1	μs
t <sub>f(o)(IO)</sub>	I/O Output fall time	Output/transmission mode; C <sub>L</sub> = 30 pF	[2]	-	-	0.1	μs
Inputs:	CLK and RST_N						
f <sub>CLK</sub>	External clock frequency in ISO/IEC 7816 UART applications	$t_{\text{CLKW}}$ , $T_{\text{amb}}$ , and $V_{\text{DD}}$ in their specified limits	[4]	0.85	-	11.5	MHz
t <sub>CLKW</sub>	Clock pulse width i.r.t. clock period (positive pulse duty cycle of CLK)		[5]	40	-	60	%
t <sub>r(i)(CLK)</sub>	CLK input rise time	[1	6] [2]	-	-	[6]	
t <sub>f(i)(CLK)</sub>	CLK input fall time	[	[6] [2]	-	-	[6]	
t <sub>r(i)</sub> (RST)	RST_N input rise time	Γ	7] [2]	-	-	400	μs
t <sub>f(i)(RST)</sub>	RST_N input fall time		7] [2]	-	-	400	μs
t <sub>RW</sub>	Reset pulse width (RST_N low)			40	-	-	μs
Inputs:	CLK, RST_N, IO1						
C <sub>PIN</sub>	Pin capacitances CLK, RST_N, IO1	Test frequency = 1 MHz; T <sub>amb</sub> = 25 °C		-	-	20	pF

<sup>[1]</sup> At minimum IO1 input signal HIGH or LOW level voltage pulse width of 3.2 µs. This timing specification applies to ISO7816 configurations down to a minimum etu duration of 16 CLK cycles at a maximum CLK frequency of 5 MHz (TA1 = 0x96, (Fi/Di) = (512/32)), for example.

The ETSI TS102 221/GSM 11.1x specifications specify a maximum reset signal (RST\_N) rise time and fall time of 400,000 µs, respectively.

t<sub>r</sub> is defined as rise time between 10 % and 90 % of the signal amplitude.

 $t_f$  is defined as fall time between 90 % and 10 % of the signal amplitude.

Åt minimum IO1 input signal HIGH or LOW level voltage pulse width of less than 3.2 μs. This timing specification applies to ISO7816 configurations [3] beyond the conditions listed in note [2], down to a minimum etu duration of 8 CLK cycles at a maximum CLK frequency of 5 MHz (TA1 = 0x97, (Fi/Di) = (512/64)), for example. An 8 CLKs/etu t fclk = 5 MHz configuration results in  $t_{IOWx(min)}$  = 1.6  $\mu$ s, and in a time of 400 ns for  $t_{r(IO)(max)}$  and  $t_{f(IO)(max)}$ , matching the (Fi/IDi) = (512/64) speed enhancement requirements of ETSI TS 102 221.

ISO/IEC 7816 I/O applications, have to supply a clock signal to input CLK in the frequency range of 1 MHz to 10 MHz nominal. A ± 15 % tolerance range yields the allowed limits of 0,85 MHz and 11.5 MHz [4]

During AC testing the inputs CLK, RST\_N, and IO1 are driven at 0 V to 0.3 V for a LOW input level and at  $V_{DD}$  – 0.3 V to  $V_{DD}$  for a HIGH input level. Clock

period and signal pulse (duty cycle) timing is measured at 50 % of V<sub>DD</sub> (see <u>Figure 8</u>). The maximum CLK rise and fall time is 10 % of the CLK period 1/f<sub>CLK</sub> - with the following exception: In the CLK frequency range of 1 MHz to 5 MHz the maximum allowed CLK rise and fall time is 50 ns, if 10 % of the CLK period is shorter than 50 ns.

**EdgeLock family** 




Table 15. Electrical AC characteristics of I/O2, SDA, SCL, SDI (CLK), and  $V_{OUT}$  Conditions:  $V_{DD}$ ,  $V_{IN}$  = 1.65 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified. Typical values are only referenced for information. They are subject to change without notice.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Input/Outpu	ut: IO2						
t <sub>r(i)(IO)</sub>	I/O Input rise time	Input/reception mode	[1]	-	-	1	μs
t <sub>f(i)(IO)</sub>	I/O Input fall time	Input/reception mode	[1]	-	-	1	μs
t <sub>r(o)(IO)</sub>	I/O Output rise time	Output/transmission mode;CL = 30 pF	[1]	-	-	0.1	μs
t <sub>f(o)(IO)</sub>	I/O Output fall time	Output/transmission mode;CL = 30 pF	[1]	-	-	0.1	μs
Input/Outpu	ut: SDA, SCL according to	0 [2]		'			
t <sub>f(i)(IO)</sub>	SDA Input fall time	Input/reception mode	[2]	-	-	80	ns
	SCL Input fall time	Input/reception mode	[2]	-	-	40	ns
t <sub>r(o)(IO)</sub>	SDA/SCL Output rise time	Output/transmission mode, GPIO mode, CL = 150 pF	[2]	-	-	50	ns
$t_{f(o)(IO)}$	SDA/SCL Output fall time	Output/transmission mode, GPIO mode, CL = 150 pF	[2]	-	-	50	ns
t <sub>f(o)(IO)</sub>	SDA Output fall time	Output/transmission mode, open-drain mode, CL = 100 pF	[2]	-	-	80	ns
$t_{f(o)(IO)}$	SDA Output fall time	Output/transmission mode, open-drain mode, CL = 400 pF	[2]	-	-	160	ns
t <sub>SU:DAT_HS</sub>	data set-up time (I <sup>2</sup> C HS mode)	CPU clock = 48 MHz		20	-	-	ns
General					1	'	
t <sub>PD</sub>	Power down duration time (I <sup>2</sup> C/SPI wake-up)	CPU clock = 48 MHz	[3]	-	-	60	μs
C <sub>PIN</sub>	Pin capacitances IO2, SDA, SCL	Test frequency = 1 MHz; T <sub>amb</sub> = 25 °C		-	-	11	pF
R <sub>on</sub>	Resistance of power switch	T <sub>amb</sub> = 105 °C, V <sub>in</sub> = 1.65 V		-	-	1.1	Ω
l <sub>out</sub>	maximum current driving capability of pin Vout	T <sub>amb</sub> = 105 °C		-	-	25	mA

SE052

All information provided in this document is subject to legal disclaimers.

**EdgeLock family** 

Table 15. Electrical AC characteristics of I/O2, SDA, SCL, SDI (CLK), and  $V_{OUT}$  ...continued Conditions:  $V_{DD}$ ,  $V_{IN}$  = 1.65 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to 105 °C, unless otherwise specified. Typical values are only referenced for information. They are subject to change without notice.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
General - I <sup>2</sup> C	General - I <sup>2</sup> C specific										
f <sub>CLK</sub>	External clock frequency on pad SCL in I <sup>2</sup> C applications	tCLKW, $T_{amb}$ and $V_{DD}$ in their specified limits, CPU clock = 48 MHz	-	-	3.4	MHz					
t <sub>DPD</sub>	Deep Power down duration time (I <sup>2</sup> C wake-up)	CPU clock = 48 MHz	-	-	300	μs					

- [1] t<sub>r</sub> is defined as rise time between 10 % and 90 % of the signal amplitude. t<sub>f</sub> is defined as fall time between 90 % and 10 % of the signal amplitude.
- [2]  $t_r$  is defined as rise time between 30 % and 70 % of the signal amplitude.  $t_f$  is defined as fall time between 70 % and 30 % of the signal amplitude.
- [3] Wakeup from power down: A wakeup request shall not be sent during this timeframe as this prevents SE052 entering power down mode.
- [4] Wakeup from deep power down: A wakeup request shall not be sent during this timeframe as this prevents SE052 entering the deep power down mode.

Table 16. Electrical AC characteristics of LA, LB

Conditions: T<sub>amb</sub> = -40 °C to 105 °C, unless otherwise specified

Symbol	Parameter	Conditions		Typ <sup>[1]</sup>	Unit					
Input/Output: LA, LB										
C <sub>LALB</sub> <sup>[2]</sup>	Pin capacitance LA, LB Bare die (SO 28, empty package ground-off)	Configured for antenna input with 56 pF capacitance, test frequency = 13.56 MHz; T <sub>amb</sub> = 25 °C, V <sub>LA, LB</sub> = 2.25 V (rms)	[3] [4]	59	pF					
		Configured for antenna input with 56 pF capacitance, test frequency = 13.56 MHz; T <sub>amb</sub> = 25 °C, V <sub>LA, LB</sub> = 0.35 V (rms)	[3] [4]	52.8	pF					
R <sub>LALB</sub> <sup>[2]</sup>	Pin resistance LA, LB Bare die (SO 28, empty package ground-off)	Configured for antenna input with 56 pF capacitance <sup>[5]</sup> (SO 28) test frequency = 13.56 MHz; T <sub>amb</sub> = 25 °C, V <sub>LA, LB</sub> = 2.25 V (rms)	[3] [4]	0.5	kΩ					
f <sub>LALB</sub>	Operating frequency LA, LB			13.56	MHz					

- [1] Typical values (± 10 %) are only referenced for information. They are subject to change without notice.
- [2] The C<sub>LALB</sub> and R<sub>LALB</sub> values stated here assume a parallel RC equivalent circuit for the chip.
- [3] The value stated here was measured at estimated start of chip operation and is comparable to the values stated in other family member data sheets
- [4] Measured with sine wave at LA, LB.
- 5 fo pF selection supports all data rates with ID1 antenna (Class 1), however, only 106 kbit/s with 1/2 ID1 antenna (Class 2).

**EdgeLock family** 

### 14.2 Non-volatile memory

Table 17. Non-volatile memory characteristics

Conditions:  $V_{DD}$  = 1.62 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40°C to 105 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур <sup>[1]</sup>	Max	Unit
t <sub>EEP</sub>	FLASH erase/program time	[2]	-	2.3	-	ms
t <sub>EEE</sub>	FLASH erase time		-	1.4	-	ms
t <sub>EEW</sub>	FLASH program time		-	0.9	-	ms
t <sub>EER</sub>	FLASH data retention time	T <sub>amb</sub> = 55 °C	25	-	-	years
N <sub>EECM</sub>	FLASH endurance (maximum number of programming cycles applied to the whole memory block performed by NXP static and dynamic wear leveling algorithm)		20 × 10 <sup>6</sup>	120 × 10 <sup>6</sup>	-	cycles

<sup>[1]</sup> Typical values are only referenced for information. They are subject to change without notice.

### 15 References

- [1] Application Note, SE052 Configuration Details, document number AN14277. Available on NXP website.
- [2] NXP SE05x T=1 Over I<sup>2</sup>C Specification User Manual, document number 11225. Available on NXP website.
- [3] APDU Transport over SPI/I<sup>2</sup>C v1.0 | GPC\_SPE\_172. Available via Global platform.

# 16 Revision history

Table 18. Revision history

Document ID	Release date	Description	
SE052 v.1.5	03 June 2024	Product data sheet	
Modification	Amended FIPS certification specification in <u>Section 1</u>		
SE052 v.1.4	16 April 2024	Product data sheet	
Modification	<ul> <li>Updated in <u>Section 6</u> the link from SOT917-7 (DD) to SOT917-7</li> <li>Removed in <u>Section 10</u> references to SE051</li> <li>added trademarks for EdgeLock, and I<sup>2</sup>C to the legal information</li> </ul>		
SE052 v.1.3	03 April 2024	Product data sheet	
Modification	<ul> <li>Updated pin 14 RST to RST_N</li> <li>Updated the link to the SOT number, see <u>Section 6</u></li> <li>refrased the last paragraph in the Introduction topic</li> </ul>		
SE052 v.1.2	21 March 2024	Product data sheet	
Modification	<ul> <li>moved "SE052F preconfigured variant for ease of use" to AN14277</li> <li>added Healthcare, to Applications</li> <li>added link to AN14277 in General Description</li> <li>added bullet to Section 3.1</li> <li>updated Section 4</li> <li>corrected the number of units per reel in Section 8.1 from 3000 to 6000</li> <li>changed status to public</li> </ul>		

SE052

All information provided in this document is subject to legal disclaimers.

<sup>[2]</sup> Given value specifies physical access times of FLASH memory only.

EdgeLock family

Table 18. Revision history...continued

Document ID	Release date	Description		
SE052 v.1.1	23 November 2023	Objective data sheet		
Modification		<ul> <li>removed temperature setting: Standard, 25 °C to 85 °C, in <u>Table 1</u></li> <li>added <u>chain of trust certificates</u>, <u>Secure objects configuration</u>, and <u>X.509 Certificate Storage encoding</u></li> </ul>		
SE052 v.1.0	23 November 2023	Objective data sheet		

789115

**EdgeLock family** 

## Legal information

#### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions". [2]
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="https://www.nxp.com">https://www.nxp.com</a>. [3]

#### **Definitions**

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

All information provided in this document is subject to legal disclaimers.

© 2024 NXP B.V. All rights reserved.

**Product data sheet** 

#### **EdgeLock family**

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

#### **Trademarks**

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

EdgeLock — is a trademark of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

SE052

All information provided in this document is subject to legal disclaimers.

### **Contents**

1	Introduction	1
1.1	SE052 Use Cases	
1.2	Applications	
2	General description	
2.1	Key benefits	
3	Features and benefits	3
3.1	Product-specific features	
4	Ordering information	3
5	Pinning	
5.1	Pin description HVQFN20	4
6	Package	5
7	Marking	5
8	Packing information	5
8.1	Reel packing	5
9	I2C interface	6
9.1	Introduction	6
10	Power-saving modes	7
10.1	Introduction	
10.2	Power-down mode	
10.3	Deep Power-down mode	
11	Limiting values	
12	Recommended operating conditions	9
13	Static characteristics	
13.1	Measurement conventions	
13.2	Level and currents	
13.2.1	General and ISO7816 I/O interface	
13.2.1.1	Pads SDA and SCL	
13.3	Configuration settings	15
13.4	General A/5 V, class B/3 V, or class C/1.8 V	
	class operation	
14	Dynamic characteristics	19
14.1	General, ISO/IEC 7816, ISO/IEC 14443 I/O	
	and I2C I/O	
14.2	Non-volatile memory	
15	References	
16	Revision history	
	Legal information	25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com