

# MOSFET – Dual, N-Channel, Asymmetric, POWERTRENCH®, Power Clip, 30 V

## FDPC5030SG

#### **General Description**

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFET $^{\text{TM}}$  (Q2) have been designed to provide optimal power efficiency.

#### **Features**

Q1: N-Channel

- Max  $R_{DS(on)} = 5.0 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 17 \text{ A}$
- Max  $R_{DS(on)} = 6.5 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 14 \text{ A}$

Q2: N-Channel

- Max  $R_{DS(on)} = 2.4 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 25 \text{ A}$
- Max  $R_{DS(on)} = 3.0 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 22 \text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses.
- MOSFET Integration Enables Optimum Layout for Lower Circuit Inductance and Reduced Switch Node Ringing.
- RoHS Compliant


## **Applications**

- Computing
- Communications
- General Purpose Point of Load

#### **Table 1. PIN DESCRIPTION**


Pin	Name	Description
1	HSG	High Side Gate
2	GR	Gate Return
3, 4, 9	V+(HSD)	High Side Drain
5, 6, 7	SW	Switching Node, Low Side Drain
8	LSG	Low Side Gate
10	GND (LSS)	Low Side Source

#### **ELECTRICAL CONNECTION**



**N-Channel MOSFET** 






Top View

Bottom View

Power Clip 56 (PQFN8 5x6) CASE 483AR

#### **PIN ASSIGNMENT**



\*PAD 9 V+(HSD)

#### **MARKING DIAGRAM**

&Z&3&K FDPC 5030SG

&Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

FDPC5030SG

#### **ORDERING INFORMATION**

= Specific Device Code

See detailed ordering and shipping information on page 2 of this data sheet.

## **MOSFET MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ , Unless otherwise specified)

Symbol	Parameter	Q1	Q2	Unit
V <sub>DS</sub>	Drain to Source Voltage	30	30	V
Bvdsst	Bvdsst (Transient) < 100 ns	36	36	V
$V_{GS}$	Gate to Source Voltage	+/-20	+/-12	V
Ι <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C) (Note 5)	56	84	Α
	- Continuous (T <sub>C</sub> = 100°C) (Note 5)	35	53	
	– Continuous (T <sub>A</sub> = 25°C)	17 (Note 1a)	25 (Note 1b)	
	- Pulsed (T <sub>A</sub> = 25°C) (Note 4)	227	503	
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 3)	54	96	mJ
P <sub>D</sub>	Power Dissipation for Single Operation	23 2.1 (Note 1a) 1.0 (Note 1c)	25 2.3 (Note 1b) 1.1 (Note 1d)	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Q1	Q2	Unit
$R_{ hetaJC}$	Thermal Resistance, Junction to Case	5.6	4.9	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	60 (Note 1a)	55 (Note 1b)	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	130 (Note 1c)	120 (Note 1d)	°C/W

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Top Marking	Package	Reel Size	Tape Width	Quantity <sup>†</sup>
FDPC5030SG	FDPC5030SG	Power Clip 56	13″	12 mm	3,000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}C \ unless \ otherwise \ noted)$

	,						
Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Unit
OFF CHARAC	OFF CHARACTERISTICS						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$\begin{split} I_D &= 250 \ \mu\text{A}, \ V_{GS} = 0 \ \text{V} \\ I_D &= 1 \ \text{mA}, \ V_{GS} = 0 \ \text{V} \end{split}$	Q1 Q2	30 30	_ _	- -	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C $I_D$ = 10 mA, referenced to 25°C	Q1 Q2	- -	15 16	- -	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V	Q1 Q2	- -	- -	1 500	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2	- -	- -	±100 ±100	nA nA
ON CHARACT	ON CHARACTERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	Q1 Q2	1.0 1.0	1.7 1.6	3.0 3.0	V
$\Delta V_{GS(th)}/\Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 1 $\mu$ A, referenced to 25°C $I_D$ = 10 mA, referenced to 25°C	Q1 Q2	_ _	-5 -3	_ _	mV/°C


## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Unit
ON CHARAC	TERISTICS	•			•	•	
R <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 10 \text{ V, } I_D = 17 \text{ A} \\ V_{GS} = 4.5 \text{ V, } I_D = 14 \text{ A} \\ V_{GS} = 10 \text{ V, } I_D = 17 \text{ A, } T_J = 125 ^{\circ}\text{C}$	Q1	- - -	4.1 5.4 5.7	5.0 6.5 7.0	mΩ
		$\begin{aligned} &V_{GS} = 10 \text{ V, } I_D = 25 \text{ A} \\ &V_{GS} = 4.5 \text{ V, } I_D = 22 \text{ A} \\ &V_{GS} = 10 \text{ V, } I_D = 25 \text{ A, } T_J = 125 ^{\circ}\text{C} \end{aligned}$	Q2	1 1 1	1.9 2.4 2.7	2.4 3.0 3.4	
9FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 17 \text{ A}$ $V_{DS} = 5 \text{ V}, I_{D} = 25 \text{ A}$	Q1 Q2	1 1	93 139	- -	S
DYNAMIC CH	IARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	Q1: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V,	Q1 Q2	- -	1224 2730	1715 3825	pF
C <sub>oss</sub>	Output Capacitance	f = 1 MHz Q2: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V,	Q1 Q2	- -	397 801	560 1125	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1 MHz	Q1 Q2	- -	42 72	60 100	pF
$R_g$	Gate Resistance		Q1 Q2	0.1 0.1	0.5 1.1	1.5 2.2	Ω
SWITCHING	CHARACTERISTICS					-	
t <sub>d(on)</sub>	Turn-On Delay Time	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 17 A,	Q1 Q2	- -	8 10	16 19	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$ Q2: $V_{DD} = 15 V, I_D = 25 A,$	Q1 Q2	-	2 4	10 10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$R_{GEN} = 6 \Omega$	Q1 Q2	-	18 30	33 48	ns
t <sub>f</sub>	Fall Time		Q1 Q2	-	2 3	10 10	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 17 A Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 25 A	Q1 Q2		17 39	24 55	nC
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 4.5 V Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 17 A Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 25 A	Q1 Q2		8 18	11 26	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 17 A Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 25 A	Q1 Q2	-	3.1 6.1	- -	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 17 A Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 25 A	Q1 Q2	-	2.0 4.3	- -	nC
SOURCE-DR	AIN DIODE CHARACTERISTICS					-	
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 17 A (Note 2) V <sub>GS</sub> = 0 V, I <sub>S</sub> = 25 A (Note 2)	Q1 Q2	-	0.8 0.8	1.2 1.2	V
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 17 A, di/dt = 100 A/μs	Q1 Q2	-	23 27	37 44	ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2 I <sub>F</sub> = 25 A, di/dt = 230 A/μs	Q1 Q2	-	8 31	16 50	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:


1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.




a) 60°C/W when mounted on a 1  $in^2$  pad of 2 oz copper.



b) 55°C/W when mounted on a 1  $in^2$  pad of 2 oz copper.



c) 130°C/W when mounted on a minimum pad of 2 oz copper.



d) 120°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. Q1: E<sub>AS</sub> of 54 mJ is based on starting T<sub>J</sub> = 25°C; L = 3 mH, I<sub>AS</sub> = 6 A, V<sub>DD</sub> = 30 V. V<sub>GS</sub> = 10 V, 100% tested at L = 0.1 mH, I<sub>AS</sub> = 20 A. Q2: E<sub>AS</sub> of 96 mJ is based on starting T<sub>J</sub> = 25°C; L = 3 mH, I<sub>AS</sub> = 8 A, V<sub>DD</sub> = 30 V. V<sub>GS</sub> = 10 V, 100% tested at L = 0.1 mH, I<sub>AS</sub> = 27 A.
  4. Pulsed Id refer to Figure 11 and Figure 24 SOA graphs for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

#### **TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)**




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Normalized On Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

## **TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)**




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs.

Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

## TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)




Figure 13. Junction-to-Case Transient Thermal Response Curve

#### **TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)**




Figure 14. On-Region Characteristics




Figure 16. Normalized On–Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

## **TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)**




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

## **TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)**




Figure 26. Junction-to-Case Transient Thermal Response Curve

#### TYPICAL CHARACTERISTICS (CONTINUED)

#### **SyncFET Schottky Body Diode Characteristics**

**onsemi**'s SyncFET process embeds a Schottky diode in parallel with POWERTRENCH MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDPC5030SG.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDPC5030SG SyncFET™ Body Diode Reverse Recovery Characteristics




Figure 28. SyncFET™ Body Diode Reverse Leakage vs. Drain-Source Voltage

POWERTRENCH is registered trademark and SyncFET is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.






#### PQFN8 5.00x6.00x0.75, 1.27P CASE 483AR ISSUE D


**DATE 06 NOV 2023** 

NOTES: UNLESS OTHERWISE SPECIFIED

- A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229, DATED 11/2001.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.



A ○ 0.10 C 2X B // 0.10 C 0.08 C C (A3) A1 SEATING **PLANE DETAIL A** △ 0.10 C (SCALE: 2X) PIN 1 INDICATOR TOP VIEW 0.00 84833 53 SEE DETAIL A



RECOMMENDED LAND PATTERN
\*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING
DETAILS, PLEASE DOWNLOAD THE ON
SEMICONDUCTOR SOLDERING AND
MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13666G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	PQFN8 5.00x6.00x0.75, 1.2	7P	PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

b

(8X)

e1

BOTTOM VIEW

0.10M C A B 0.05M C

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

