

Description


The G30N02 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- | V_{DSS} | $R_{DS(ON)}$
@4.5V(Typ) | I_D |
|-----------|----------------------------|-------|
| 20V | 10.5m Ω | 30 A |
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability
- RoHS Compliant

Application


- Power switching application
- Load switching
- LED power supply



Schematic diagram



Marking and pin assignment



Ordering Information

Part Number	Marking	Case	Packaging
G30N02K	G30N02	TO-252	2500pcs/Reel
G30N02T	G30N02	TO-220	50pcs/Tube

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Drain Current-Continuous	I_D	30	A
Drain Current-Continuous($T_C=100^\circ\text{C}$)	$I_D(100^\circ\text{C})$	21	A
Pulsed Drain Current	I_{DM}	75	A
Maximum Power Dissipation	P_D	40	W
Single pulse avalanche energy ^(Note 5)	E_{AS}	150	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	3.8	$^\circ\text{C/W}$
--	-----------------	-----	--------------------



Electrical Characteristics ($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	20	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =20V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±12V,V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	0.5	0.7	1.2	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =4.5V, I _D =20A	-	10.5	13	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V,I _D =20A	10	-	-	S
Dynamic Characteristics ^(Note4)						
Input Capacitance	C _{iss}	V _{DS} =10V,V _{GS} =0V, F=1.0MHz	-	900	-	PF
Output Capacitance	C _{oss}		-	162	-	PF
Reverse Transfer Capacitance	C _{rss}		-	105	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	VGS=10V,VDS=10V RL=0. 5Ω,RGEN=3Ω	-	4.5	-	nS
Turn-on Rise Time	t _r		-	9.2	-	nS
Turn-Off Delay Time	t _{d(off)}		-	18.7	-	nS
Turn-Off Fall Time	t _f		-	3.3	-	nS
Total Gate Charge	Q _g	VGS=10V,VDS=10V,ID=20A	-	15	-	nC
Gate-Source Charge	Q _{gs}		-	1.8	-	nC
Gate-Drain Charge	Q _{gd}		-	2.8	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V,I _S =20A	-	-	1.2	V
Diode Forward Current ^(Note 2)	I _S	-	-	-	30	A
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 20A di/dt = 100A/μs ^(Note3)	-	18	-	nS
Reverse Recovery Charge	Q _{rr}		-	9.5	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				



Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_J=25^{\circ}\text{C}, V_{DD}=10V, V_G=10V, L=0.5mH, R_g=25\Omega$



Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating





Figure 11 Normalized Maximum Transient Thermal Impedance


TO-252 Package information



COMMON DIMENSIONS

SYMBOL	mm		
	MIN	NOM	MAX
A	2.20	2.30	2.40
A1	0.00	—	0.20
A2	0.97	1.07	1.17
b	0.68	0.78	0.90
b3	5.20	5.33	5.50
c	0.43	0.53	0.63
D	5.98	6.10	6.22
D1	5.30REF		
E	6.40	6.60	6.80
E1	4.63	—	—
e	2.286BSC		
H	9.40	10.10	10.50
L	1.38	1.50	1.75
L1	2.90REF		
L2	0.51BSC		
L3	0.88	—	1.28
L4	0.50	—	1.00
L5	1.65	1.80	1.95
θ	0°	—	8°

TO-220 Package information



COMMON DIMENSIONS

SYMBOL	mm		
	MIN	NOM	MAX
A	4.37	4.57	4.70
A1	1.25	1.30	1.40
A2	2.20	2.40	2.60
b	0.70	0.80	0.95
b2	1.70	1.27	1.47
c	0.45	0.50	0.60
D	15.10	15.60	16.10
D1	8.80	9.10	9.40
D2	5.50	—	—
E	9.70	10.00	10.30
E3	7.00	—	—
e	2.54BSC		
e1	5.08BSC		
H1	6.25	6.50	6.85
L	12.75	13.50	13.80
L1	—	3.10	3.40
ØP	3.40	3.60	3.80
Q	2.60	2.80	3.00