

AP7583Q/AQ

### WIDE INPUT-VOLTAGE RANGE, 300mA ULDO REGULATOR WITH PG

# **Description**

The AP7583Q/AQ series are 300mA LDO for automotive battery-powered applications. The AP7583Q features 2.5µA quiescent current at light loads. Therefore, the AP7583Q/AQ are suitable solution to supply always-power-on components, such as microcontroller (MCUs) and controller area network (CAN) transceivers.

The AP7583Q/AQ have features of wide input-voltage range, high accuracy, low dropout voltage, current limit and ultra-low quiescent current, which make it ideal for automotive applications. The AP7583AQ has power-good indicator.

The IC consists of a voltage reference, an error amplifier, a resistor network for setting output voltage, a current-limit circuit for current protection, and a chip-enable circuit.

The AP7583Q/AQ both have 3.3V and 5V fixed output-voltage version, and adjustable version.

The AP7583Q/AQ are available in the MSOP-8EP, W-DFN2020-6 (SWP) (Type A1) and TO252-4 (Type C).

### **Features**

- Wide Input-Voltage Range: 3V to 42V
- Maximum Output Current: 300mA
- Low Dropout Voltage: VDROP = 320mV @IOUT = 300mA (typ)
- Low Quiescent Current:
  - AP7583Q is 2.5µA (typ)
  - AP7583AQ is 3µA (typ)
- High Output-Voltage Accuracy: ±1.5%
- Compatible with Low ESR Ceramic Capacitor
- Excellent Line/Load Regulation
- Thermal Shutdown Function
- Short Current Protection Function
- Output Current Limit
- AP7583AQ with Power-Good (PG) Output for Supply Monitoring and for Sequencing of Other Supplies
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- The AP7583Q/AQ are suitable for automotive applications requiring specific change control; these parts are AEC-Q100 qualified, PPAP capable, and manufactured in IATF16949 certified facilities.

https://www.diodes.com/quality/product-definitions/


# **Applications**

- Powering MCUs and CAN/LIN transceivers
- Automotive head units
- EV and HEV battery management systems
- Body control modules
- Transmission control units (TCU)

# **Pin Assignments**


# AP7583Q/AQ (Top View) VIN 1 8 VOUT EN 2 FP 7 NC(Q) / PG(AQ) NC 3 6 FB/NC GND 4 5 GND MSOP-8EP

### AP7583Q/AQ



W-DFN2020-6 (SWP) (Type A1)

### AP7583Q/AQ





Notes: 1. No purposely added lead. Fully E

- No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
   See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.




# **Typical Applications Circuit**






AP7583Q Adjustable Output








AP7583AQ Adjustable Output


# **Pin Descriptions**


	Pin Number			
MSOP-8EP AP7583Q/AQ	W-DFN2020-6 (SWP) (Type A1) AP7583Q/AQ	TO252-4 (Type C) AP7583Q/AQ	Pin Name	Function
1	1	1	VIN	Input voltage
2	2	2	EN	Enable input, active high
3, 7(Q)	5(Q)	4(Q)	NC	Not connected internally. Recommend connection to GND to maximize PCB copper for thermal dissipation.
7(AQ)	5(AQ)	4(AQ)	PG	Power-good pin with one internal pull high resistor. When the VouT is below the PG threshold, the PG pin is driven low; when the VouT exceeds the threshold, the PG pin goes into a high-impedance state.
4, 5	3	3	GND	Ground
6	4	_	FB/NC	Adjustable voltage version only – a resistor divider from this pin to the OUT pin and ground sets the output voltage.
8	6	5	VOUT	Regulated output voltage
EP	EP	_	Exposed Pad	In PCB layout, prefer to use large copper area to cover this pad for better thermal dissipation, then connect this area to GND or leave it open. However, do not use it as GND electrode function alone.




# **Functional Block Diagram**











# Absolute Maximum Ratings (Note 4) (@TA = +25°C, unless otherwise specified.)

Symbol	Parameter	Rating		Unit
Vin	Supply Input Voltage	-0.3 to 45		V
Vouт	Regulated Output Voltage	-0.3 to 7		V
Іоит	Output Current	300		mA
TLEAD	Lead Temperature (Soldering, 10sec)	+260		°C
TJ	Operating Junction Temperature	+150		°C
		MSOP-8EP	36.1	
θја	Thermal Resistance	W-DFN2020-6 (SWP) (Type A1)	80.4	°C/W
	(Junction to Ambient)	TO252-4 (Type C)	27.2	
		MSOP-8EP	6.532	
θις	Thermal Resistance	W-DFN2020-6 (SWP) (Type A1)	26.4	°C/W
	(Junction to Case)	TO252-4 (Type C)	7.5	
T <sub>STG</sub>	Storage Temperature Range	-40 to +150		°C
CDM	ESD (Charged Device Model)	±1500		V
НВМ	ESD (Human Body Model)	±2000		V

Notes:

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Unit
VIN	Supply Input Voltage	3.0	42	V
Vout	Supply Output Voltage	1.2	5	V
TJ	Operating Junction Temperature	-40	+125	°C

<sup>4.</sup> a). Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended period can affect device reliability.

b). Ratings apply to ambient temperature at +25°C. The JEDEC STD.51 High-K board design used to derive this data was a 3inch × 3inch multilayer board with 1oz. internal power and ground planes and 2oz. copper traces on the top and bottom of the board.




# $\hline \textbf{Electrical Character} \\ \hline \textbf{istics} \ (-40 ^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq +125 ^{\circ}\text{C}, \\ \textbf{I}_{\text{OUT}} = 1 \\ \text{mA, C}_{\text{IN}} = \text{C}_{\text{OUT}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 14 \\ \textbf{V}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 14 \\ \textbf{V}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}} = 10 \\ \mu\text{F ceramic capacitor, V} \\ \textbf{I}_{\text{IN}}$


Symbol	Para	meter	Test Conditions	Min	Тур	Max	Unit
Vouт	Output Voltage		Variation from Specified Vout	Vоит* 98.5%	_	V <sub>ОUТ</sub> * 101.5%	V
Vin	Input Voltage		_	3.0	_	42	٧
$V_{FB}$	Feedback Reference	Voltage	_	1.183	1.207	1.231	V
I <sub>LIMIT</sub>	Current Limit		V <sub>OUT</sub> Short to 90% x V <sub>OUT</sub>	310	510	690	mA
ΔVουτ/ΔVιν	Line Regulation		VIN = VOUT + 1V to 40V, IOUT = 1mA	-10	_	10	mV
ΔVομτ/Vουτ	Load Regulation		1mA ≤ I <sub>OUT</sub> ≤ 300mA	-20	_	20	mV
	Dropout Voltage (No	to 5)	IOUT = 300mA @VouT = 3.3V	_	450	700	mV
VDROP	Diopout Voltage (No	ie 3)	I <sub>OUT</sub> = 300mA @V <sub>OUT</sub> = 5V		320	500	mV
		AP7583Q	Iout = 0	_	2.5	4.0	μA
ΙQ	Quiescent Current	AP7583AQ	IOUT = 0	_	3	6	μA
Ishutdown	Shutdown Current		EN = 0	_	0.3	0.5	μA
VIL	EN Input Logic-Low	Voltage	_	0	_	0.3	٧
ViH	EN Input Logic-High Voltage		_	1.7	_	Vin	V
ΔVουτ/(VουτxΔΤ)	Output Voltage Temperature Coefficient		I <sub>OUT</sub> = 100μA, -40°C ≤ T <sub>J</sub> ≤ +125°C	_	±100	_	ppm/°C
Totsd	Thermal Shutdown Temperature		_	_	+175	_	°C
T <sub>HYOTSD</sub>	Thermal Shutdown Hysteresis		_	_	+20	_	°C
PSRR	Power-Supply Rejection Ratio		$V_{(Ripple)} = 0.5V_{PP}$ , $I_{OUT} = 10mA$ , $f_{requency} = 100Hz$ , $C_{OUT} = 2.2\mu F$	_	70	_	dB
UVLO	VIN Lindon oltogo Do	otaatian	Ramp VIN up until the Output Turns on	2.1	2.4	2.7	V
OVLO	VIN Undervoltage De	etection	Hysteresis	_	0.2	_	٧
I <sub>FB</sub>	FB Leakage Current		FB = 0 (Adjustable Version)	-10	_	20	nA
AP7583AQ					1	1	
t <sub>D</sub>	Output Voltage Turn-	-On Delay Time	VEN High to Vout Rising 10%	_	0.8	_	ms
tss	Output Voltage Ramp Up Time		V <sub>OUT</sub> Rising 10% to 90%	_	200	_	μs
tpg	PG React Time		Vout 90% to PG Active	_	30	_	μs
tnor	t <sub>PGF</sub> PG Off Deglitch Time		V <sub>FB</sub> Falling to PG Low	<u> </u>	3		μs
17GF			EN Goes Low to PG Low		J		μο
V <sub>PGR</sub>	PG Rising Threshold		V <sub>FB</sub> Rising	90	_	94	%
V <sub>PGF</sub>	PG Falling Threshold	<u> </u>	V <sub>FB</sub> Falling	88	_	92	%
Vpgs	PG Sinking Voltage		Sinking Current = 5mA		_	0.4	٧


Note: 5. Dropout voltage is the voltage difference between the input and the output at which the output voltage drops 2% below its nominal value.





# **Typical Characteristics** (C<sub>IN</sub> = C<sub>OUT</sub> = 10µF)






















































































































# **Application Information**


### **Input Capacitor**

A 10µF ceramic capacitor is recommended between IN and GND pins to decouple input power-supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and reduce noise. For PCB layout, a wide copper trace is required for both IN and GND pins. A lower ESR capacitor type allows the use of less capacitance, while higher ESR type requires more capacitance.

### **Output Capacitor**


Ceramic type output capacitor is recommended for this series; however, the other output capacitors with low ESR also can be used. One  $10\mu$ F output capacitor is suggested, the AP7583Q/AQ series LDO would have stable output capacitance range from  $4.7\mu$ F to  $100\mu$ F. The relations between IOUT (Output Current) and ESR of an output capacitor are shown below. The stable region for the safety operating temperature (-40°C to +125°C) is marked as the gray area in the graph.

Measurement conditions: Frequency Band: 10Hz to 2MHz, Temperature: -40°C to +125°C.



### **Adjustable Operation**

The AP7583Q/AQ provide output voltage from 1.2V to 5.0V through external resistor divider as shown below:





## **Application Information** (continued)

The output voltage is calculated by:

$$\boldsymbol{V}_{\text{OUT}} = \boldsymbol{V}_{\text{REF}} \! \left( 1 \! + \! \frac{\boldsymbol{R}_1}{\boldsymbol{R}_2} \right)$$

Where  $V_{REF} = 1.2V$  (the internal reference voltage).

Rearranging the equation will give the following that is used for adjusting the output to a particular voltage:

$$R1 = R2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right)$$

To maintain the stability of the internal reference voltage, R2 needs to be kept smaller than  $80k\Omega$ .

### No Load Stability

Other than external resistor divider, no minimum load is required to keep the device stable. The device will remain stable and regulated in no load condition.

### **ON/OFF Input Operation**

The AP7583Q/AQ are turned on by setting the EN pin high, and is turned off by pulling it low. If this feature is not used, the EN pin should be tied to IN pin to keep the regulator output on at all time. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the *Electrical Characteristics* section under V<sub>IL</sub> and V<sub>IH</sub>.

### **Current-Limit Protection**

When output current at OUT pin is higher than current-limit threshold, the current-limit protection will be triggered and clamp the output current to prevent overcurrent and to protect the regulator from damage due to overheating.

### Power-Good

The power-good (PG) pin is an open-drain output with one internal resistor. When the  $V_{OUT} \ge V_{PGR}$ , the PG output is high-impedance; if the  $V_{OUT}$  drops to below  $V_{PGF}$ , or the device is disabled, the PG pin is pulled to low by an internal MOSFET.

### **Thermal Shutdown Protection**

Thermal protection disables the output when the junction temperature rises to approximately +175°C, allowing the device to cool down. When the junction temperature reduces to approximately +155°C, the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the heat dissipation of the regulator, protecting it from damage due to overheating.

### **Power Dissipation**


The device power dissipation and proper sizing of the thermal plane that is connected to the thermal pad is critical to avoid thermal shutdown and ensure reliable operation. Power dissipation of the device depends on input voltage and load conditions and can be calculated by:

The maximum power dissipation, handled by the device, depends on the maximum junction to ambient thermal resistance, maximum ambient temperature, and maximum device junction temperature, which can be calculated by the equation in the following:


$$P_{D}(\max@T_{A}) = \frac{(+150^{\circ}\text{C} - T_{A})}{R_{\theta JA}}$$



# **Ordering Information**



Part Number	Baskana Cada	Paskers	Packing		
Part Number	Package Code	Package	Qty.	Carrier	
AP7583Q-MP-13	MP	MSOP-8EP	2500	13" Tape & Reel	
AP7583Q-XXMP-13	MP	MSOP-8EP	2500	13" Tape & Reel	
AP7583Q-FDZW-7	FDZW	W-DFN2020-6 (SWP) (Type A1)	3000	7" Tape & Reel	
AP7583Q-XXFDZW-7	FDZW	W-DFN2020-6 (SWP) (Type A1)	3000	7" Tape & Reel	
AP7583Q-XXD4-13	D4	TO252-4 (Type C)	2500	13" Tape & Reel	




Part Number	Package Code	Package	Packing		
Fait Nullibei	Fackage Code	Fackage	Qty.	Carrier	
AP7583AQ-MP-13	MP	MSOP-8EP	2500	13" Tape & Reel	
AP7583AQ-XXMP-13	MP	MSOP-8EP	2500	13" Tape & Reel	
AP7583AQ-FDZW-7	FDZW	W-DFN2020-6 (SWP) (Type A1)	3000	7" Tape & Reel	
AP7583AQ-XXFDZW-7	FDZW	W-DFN2020-6 (SWP) (Type A1)	3000	7" Tape & Reel	
AP7583AQ-XXD4-13	D4	TO252-4 (Type C)	2500	13" Tape & Reel	



# Marking Information (AP7583Q)

### (1) MSOP-8EP



Part Number	Package	Identification Code
AP7583Q-MP-13	MSOP-8EP	7583Q
AP7583Q-33MP-13	MSOP-8EP	7583-33Q
AP7583Q-50MP-13	MSOP-8EP	7583-50Q

### (2) W-DFN2020-6 (SWP) (Type A1)

# (Top View)

XXXX: Identification Code

<u>Y</u>: Year: 0~9

W: Week: A~Z: 1~26 week;


a~z : 27~52 week; z represents 52 and 53 week X : Internal Code

Part Number	Package	Identification Code
AP7583Q-FDZW-7	W-DFN2020-6 (SWP) (Type A1)	F7AQ
AP7583Q-33FDZW-7	W-DFN2020-6 (SWP) (Type A1)	F7DQ
AP7583Q-50FDZW-7	W-DFN2020-6 (SWP) (Type A1)	F7EQ



# Marking Information (AP7583Q) (continued)

### (3) TO252-4 (Type C)



YY: Year: 01 to 09


WW: Week: 01 to 52, 52 represents

52 and 53 week XX : Internal Code

Part Number	Package	Identification Code
AP7583Q-33D4-13	TO252-4 (Type C)	7583-33Q
AP7583Q-50D4-13	TO252-4 (Type C)	7583-50Q

# **Marking Information (AP7583AQ)**

### (1) MSOP-8EP



Part Number	Package	Identification Code
AP7583AQ-MP-13	MSOP-8EP	7583AQ
AP7583AQ-33MP-13	MSOP-8EP	7583A-33Q
AP7583AQ-50MP-13	MSOP-8EP	7583A-50Q



# Marking Information (AP7583AQ) (continued)

### (2) W-DFN2020-6 (SWP) (Type A1)

# (Top View)

XXXX  XXXX: Identification Code


Y: Year: 0~9

W: Week: A~Z: 1~26 week;

a~z: 27~52 week; z represents 52 and 53 week X: Internal Code

Part Number	Package	Identification Code
AP7583AQ-FDZW-7	W-DFN2020-6 (SWP) (Type A1)	F8AQ
AP7583AQ-33FDZW -7	W-DFN2020-6 (SWP) (Type A1)	F8DQ
AP7583AQ-50FDZW -7	W-DFN2020-6 (SWP) (Type A1)	F8EQ

### (3) TO252-4 (Type C)



YY: Year: 01 to 09

WW: Week: 01 to 52, 52 represents

52 and 53 week XX: Internal Code


Part Number	Package	Identification Code
AP7583AQ-33D4-13	TO252-4 (Type C)	7583A-33Q
AP7583AQ-50D4-13	TO252-4 (Type C)	7583A-50Q



# **Package Outline Dimensions**


Please see http://www.diodes.com/package-outlines.html for the latest version.


### (1) MSOP-8EP




MSOP-8EP			
Dim	Min	Max	Тур
Α	-	1.10	-
A1	0.05	0.15	0.10
A2	0.75	0.95	0.86
A3	0.29	0.49	0.39
b	0.22	0.38	0.30
C	0.08	0.23	0.15
D	2.90	3.10	3.00
D1	1.60	2.00	1.80
Е	4.70	5.10	4.90
E1	2.90	3.10	3.00
E2	1.30	1.70	1.50
E3	2.85	3.05	2.95
e	-	-	0.65
L	0.40	0.80	0.60
а	0°	8°	4°
Х	-	-	0.750
у	-	-	0.750
All Dimensions in mm			

### (2) W-DFN2020-6 (SWP) (Type A1)








W-DFN2020-6 (SWP)			
(Type A1)			
Dim	Min	Max	Тур
Α	0.70	0.80	0.75
A1	0.00	0.05	0.02
A3	0.203 REF		
b	0.25	0.35	0.30
D	2.00 BSC		
D2	1.35	1.45	1.40
Е	2.00 BSC		
E2	0.55	0.65	0.60
е	0.65 BSC		
k	0.20		_
L	0.20	0.40	0.30
All Dimensions in mm			



# Package Outline Dimensions (continued)

Please see http://www.diodes.com/package-outlines.html for the latest version.

### (3) TO252-4 (Type C)




TO252-4			
(Type C)			
Dim	Min	Max	Тур
Α	2.20	2.35	
A1	0.00	0.15	-
A2	0.80	1.00	-
b	0.50	0.70	0.60
b2	5.30	5.70	-
С	0.46	0.58	
c2	0.46	0.58	
D	6.02	6.22	-
D2	4.24REF		
е	1.14BSC		
Е	6.45	6.65	-
E2	5.00REF		
Н	9.48	10.48	9.98
L	0.60		-
L1	2.76REF		
L2	0.65	0.95	0.80
L3	0.90	1.10	1.00
All	All Dimensions in mm		

# **Suggested Pad Layout**

Please see http://www.diodes.com/package-outlines.html for the latest version.

# (1) MSOP-8EP




Dimensions	Value	
Dillielisions	(in mm)	
С	0.650	
G	0.450	
Х	0.450	
X1	2.000	
Υ	1.350	
Y1	1.700	
Y2	5.300	



# Suggested Pad Layout (continued)


Please see http://www.diodes.com/package-outlines.html for the latest version.

### (2) W-DFN2020-6 (SWP) (Type A1)



Dimensions	Value (in mm)
С	0.650
C1	2.100
Х	0.350
X1	1.400
Υ	0.800
Y1	0.600

### (3) TO252-4 (Type C)



Dimensions	Value (in mm)
С	1.140
Х	0.800
X1	5.360
X2	5.800
Y	2.200
Y1	6.400
Y2	1.980
Y3	10.600

### **Mechanical Data**

- Moisture Sensitivity:
  - MSOP-8EP: Level 1 Per J-STD-020
  - W-DFN2020-6 (SWP) (Type A1): Level 1 Per J-STD-020
  - TO252-4 (Type C): Level 3 Per J-STD-020
- Terminals: Finish Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 @3
- Weight:
  - MSOP-8EP: 0.024 grams (Approximate)
  - W-DFN2020-6 (SWP) (Type A1): 0.01 grams (Approximate)
  - TO252-4 (Type C): 0.343 grams (Approximate)



### **IMPORTANT NOTICE**

- 1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
- 9. This Notice may be periodically updated with the most recent version available at <a href="https://www.diodes.com/about/company/terms-and-conditions/important-notice">https://www.diodes.com/about/company/terms-and-conditions/important-notice</a>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners.

© 2023 Diodes Incorporated. All Rights Reserved.

www.diodes.com