



# Low-Voltage Single SPDT Analog Switch

### **DESCRIPTION**

The DG9411 is a single-pole/double-throw monolithic CMOS analog switch designed for high performance switching of analog signals. Combining low power, high speed ( $t_{ON}$ : 9 ns,  $t_{OFF}$ : 5 ns), low on-resistance ( $r_{DS(on)}$ : 7  $\Omega$ ) and small physical size (SC70), the DG9411 is ideal for portable and battery powered applications requiring high performance and efficient use of board space.

The DG9411 is built on Vishay Siliconix's low voltage JI2 process. An epitaxial layer prevents latchup. Break-before make is guaranteed for DG9411.

Each switch conducts equally well in both directions when on, and blocks up to the power supply level when off.

### **FEATURES**

- Low voltage operation (2.25 V to 5.5 V)
- Low on-resistance  $r_{DS(on)}$ : 7  $\Omega$
- Fast switching t<sub>ON</sub>: 9 ns, t<sub>OFF</sub>: 5 ns
- Low charge injection Q<sub>INJ</sub>: 5 pC
- · Low power consumption
- TTL/CMOS compatible
- 6-Pin SC70 package


#### **BENEFITS**

- · Reduced power consumption
- Simple logic interface
- · High accuracy
- · Reduce board space

#### **APPLICATIONS**

- · Cellular phones
- · Communication systems
- · Portable test equipment
- · Battery operated systems
- · Sample and hold circuits

### **FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION**



TRUTH TABLE								
Logic	Logic NC NO							
0	ON	OFF						
1	ON							

 $\begin{array}{l} \text{Logic "0"} \leq 0.8 \text{ V} \\ \text{Logic "1"} \geq 2.4 \text{ V} \end{array}$ 

ORDERING INFORMATION							
Temp Range	Package	Part Number					
- 40 to 85 °C	SC70-6	DG9411DL-T1 DG9411DL-T1-E3					

Document Number: 71347 S-72609-Rev. D, 24-Dec-07

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply.



ABSOLUTE MAXIMUM RATINGS						
Parameter		Limit	Unit			
Reference V+ to GND		- 0.3 to + 6				
IN, COM, NC, NO <sup>a</sup>		- 0.3 to (V+ + 0.3)				
Continuous Current (Any Terminal)		± 50	mA			
Peak Current (Pulsed at 1 ms, 10 % of	duty cycle)	± 200	IIIA			
Storage Temperature		- 65 to 150	°C			
Power Dissipation (Packages) <sup>b</sup> 6-Pin SC70 <sup>c</sup>		250	mW			

- a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads welded or soldered to PC Board. c. Derate 3.1 mW/°C above 70 °C.

SPECIFICATIONS V+ = 2.5 V										
		Test Conditions Unless Otherwise Specified V+ = 2.5 V, ± 10 %		<b>Limits</b> - 40 to 85 °C						
Parameter	Symbol	$V_{IN} = 0.4 \text{ or } 2.0 \text{ V}^{e}$	Temp <sup>a</sup>	Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	Unit			
Analog Switch										
Analog Signal Range <sup>d</sup>	${ m V_{NO}}, { m V_{NC}} { m V_{COM}}$		Full	0		V+	٧			
Drain-Source On-Resistance	r <sub>DS(on)</sub>	$V+ = 2.25 \text{ V}, V_D = 1.0 \text{ V}, I_S = 10 \text{ mA}$	Room Full <sup>d</sup>		26 29	35 40	Ω			
r <sub>DS(on)</sub> Flatness <sup>d</sup>	r <sub>DS(on)</sub> Flatness	V+ = 2.5 V	Room		10		22			
Switch Off	I <sub>S(off)</sub>	V+ = 2.75 V, V <sub>S</sub> = 0.5 V/1.5 V, V <sub>D</sub> = 1.5 V/0.5 V	Room Full <sup>d</sup>	- 250 - 3.0		250 3.0	pA nA			
Leakage Current <sup>f</sup>	I <sub>D(off)</sub>	V = 2.70 V, VS = 0.0 V 1.0 V, VD = 1.0 V 0.0 V	Room Full <sup>d</sup>	- 250 - 3.0		250 3.0	pA nA			
Channel-On Leakage Current <sup>f</sup>	I <sub>D(on)</sub>	$V+ = 2.75 \text{ V}, V_S = V_D = 0.5 \text{ V}/1.5 \text{ V}$	Room Full <sup>d</sup>	- 250 - 3.0		250 3.0	pA nA			
Digital Control										
Input High Voltage	$V_{INH}$		Full	2			V			
Input Low Voltage	$V_{INL}$		Full			0.4	<b>V</b>			
Input Capacitance <sup>d</sup>	C <sub>in</sub>		Full		3		pF			
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	$V_{IN} = 0$ or $V+$	Full	- 1		1	μΑ			
Dynamic Characteristics										
Turn-On Time	t <sub>ON</sub>	V 27V 15VD 2000 0 0 0575	Room Full <sup>d</sup>		16	40 45				
Turn-Off Time	t <sub>OFF</sub>	$V_D$ or $V_S$ = 1.5 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF Figures 1 and 2	Room Full		7	23 28	ns			
Break-Before-Make Time	$t_d$		Room <sup>d</sup>	1	12					
Charge Injection <sup>d</sup>	$Q_{INJ}$	$C_L$ = 1 nF, $V_{GEN}$ = 0 V, $V_S$ = 0 V, $R_{GEN}$ = 0 $\Omega$ , Figure 3	Room		5	10	рC			
Off-Isolation <sup>d</sup>	OIRR	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$	Room		- 73		dB			
Crosstalk <sup>d</sup>	X <sub>TALK</sub>	11 = 30 sz, 0 = 3 p1,1 = 1 Wil iz	Room		- 70		ub			
Source-Off Capacitance <sup>d</sup>	C <sub>S(off)</sub>		Room		7					
Channel-On Capacitanced	C <sub>D(on)</sub>	$V_{IN} = 0$ or $V+$ , $f = 1$ MHz	Room		20		pF			
Drain-to-Source Capacitanced	C <sub>DS(off)</sub>	off) Room			20					
Power Supply			•		•					
Power Supply Range	V+			2.25		2.75	V			
Power Supply Current <sup>d</sup>	l+	V <sub>IN</sub> = 0 or V+			0.01	1.0	μΑ			
Power Consumption	P <sub>C</sub>	7 VIN - 0 01 VT				0.3	μW			

www.vishay.com

Document Number: 71347 S-72609-Rev. D, 24-Dec-07





SPECIFICATIONS V	T = 3 V	Test Conditions	1		Limita		
		Unless Otherwise Specified $V+=3~V,\pm~10~\%$		Limits - 40 to 85 °C			
Parameter	Symbol	$V_{IN} = 0.4 \text{ or } 2.0 \text{ V}^{e}$	Temp <sup>a</sup>	Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	Unit
Analog Switch			<b>'</b>	ı	l.		
Analog Signal Range <sup>d</sup>	$V_{NO}, V_{NC}$ $V_{COM}$		Full	0		V+	٧
Drain-Source On-Resistance <sup>d</sup>	r <sub>DS(on)</sub>	$V+ = 2.7 \text{ V}, V_D = 1.5 \text{ V}, I_S = 10 \text{ mA}$	Room Full		15 19	25 30	Ω
r <sub>DS(on)</sub> Flatness <sup>d</sup>	r <sub>DS(on)</sub> Flatness	$V_S = 0 \text{ to } V_{+}, I_S = 10 \text{ mA}$	Room		7.5		32
Switch Off	I <sub>S(off)</sub>	$V+ = 3.3 \text{ V}, V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V}$	Room Full	- 500 - 4.0		500 4.0	pA nA
Leakage Current <sup>†</sup>	I <sub>D(off)</sub>		Room Full	- 500 - 4.0		500 4.0	pA nA
Channel-On Leakage Current <sup>f</sup>	I <sub>D(on)</sub>	$V+ = 3.3 \text{ V}, V_S = V_D = 1 \text{ V/3 V}$	Room Full	- 500 - 4.0		500 4.0	pA nA
Digital Control			<u>'</u>	I.			
Input High Voltage	V <sub>INH</sub>		Full	2			V
Input Low Voltage	V <sub>INL</sub>		Full			0.8	V
Input Capacitanced	C <sub>in</sub>		Full		3		pF
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	V <sub>IN</sub> = 0 or V+	Full	- 1		1	μΑ
Dynamic Characteristics			•				
Turn-On Time <sup>d</sup>	t <sub>ON</sub>	$V_D$ or $V_S$ = 2.0 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF	Room Full		12	15 20	
Turn-Off Time <sup>d</sup>	t <sub>OFF</sub>	$v_D$ or $v_S = 2.0 \text{ v}$ , $H_L = 300 \Omega$ , $G_L = 35 \text{ pr}$ Figures1 and 2	Room Full		6	8 10	ns
Break-Before-Make Time <sup>d</sup>	t <sub>d</sub>		Room	1	7		
Charge Injection <sup>d</sup>	Q <sub>INJ</sub>	$C_L$ = 1 nF, $V_{GEN}$ = 0 V, $V_S$ = 0 V, $R_{GEN}$ = 0 $\Omega$ , Figure 3	Room		5	10	pC
Off-Isolation <sup>d</sup>	OIRR	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$	Room		- 73		dB
Crosstalk <sup>d</sup>	X <sub>TALK</sub>	11[ - 30 25 Ο[ - 3 β1, 1 - 1 101112	Room		- 70		ub
Source-Off Capacitance <sup>d</sup>	C <sub>S(off)</sub>		Room		7		
Channel-On Capacitanced	C <sub>D(on)</sub>	$V_{IN} = 0$ or $V_{+}$ , $f = 1$ MHz	Room		20		pF
Drain-to-Source Capacitance <sup>d</sup>	C <sub>DS(off)</sub>	IIV /	Room		20		
Power Supply							
Power Supply Range	V+			2.7		3.3	V
Power Supply Current	l+	$V_{IN} = 0$ or $V+$			0.01	1.0	μΑ
Power Consumption	$P_{C}$	0.4				0.4	μW



SPECIFICATIONS V-	+ = 5 V						
		Test Conditions Unless Otherwise Specified V+ = 5 V, ± 10 %		- ,	Limits - 40 to 85 °C		
Parameter	Symbol	$V_{IN} = 0.8 \text{ or } 2.4 \text{ V}^{e}$	Temp <sup>a</sup>	Min <sup>b</sup>	Тур <sup>с</sup>	Max <sup>b</sup>	Unit
Analog Switch			•	ı	•	ı	
Analog Signal Range <sup>d</sup>	$V_{NO}, V_{NC} \ V_{COM}$		Full	0		V+	V
Drain-Source On-Resistance	r <sub>DS(on)</sub>	$V+ = 4.5 \text{ V}, V_D = 3 \text{ V}, I_S = 10 \text{ mA}$	Room Full		7 10	12 16	Ω
r <sub>DS(on)</sub> Flatness <sup>d</sup>	r <sub>DS(on)</sub> Flatness	V+ = 2.5 V	Room		2		22
Switch Off	I <sub>S(off)</sub>	V+ = 5.5 V, V <sub>S</sub> = 1 V/4.5 V, V <sub>D</sub> = 4.5 V/1 V	Room Full	- 1.0 - 4.0		1.0 4.0	
Leakage Current	I <sub>D(off)</sub>	v+ = 0.3 v, vg = 1 v/4.3 v, vp = 4.3 v/1 v	Room Full	- 1.0 - 4.0		1.0 4.0	nA
Channel-On Leakage Current	I <sub>D(on)</sub>	$V+ = 5.5 V$ , $V_S = V_D = 1 V/4.5 V$	Room Full	- 1.0 - 3.0		1.0 4.5	
Digital Control							•
Input High Voltage	$V_{INH}$		Full	2.4			V
Input Low Voltage	$V_{INL}$		Full			0.8	"
Input Capacitance	C <sub>in</sub>		Full		3		pF
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	V <sub>IN</sub> = 0 or V+	Full	- 1		1	μΑ
Dynamic Characteristics							•
Turn-On Time <sup>d</sup>	t <sub>ON</sub>	V or V 2 V D 200 O C 25 pC	Room Full		9	11 15	
Turn-Off Time <sup>d</sup>	t <sub>OFF</sub>	$V_D$ or $V_S$ = 3 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF Figure 1 and 2	Room Full		5	7 9	ns
Break-Before-Make Time <sup>d</sup>	t <sub>d</sub>		Room	1	4		
Charge Injection <sup>d</sup>	Q <sub>INJ</sub>	$C_L$ = 1 nF, $V_S$ = 0 V, $V_{GEN}$ = 0 V, $R_{GEN}$ = 0 $\Omega$ , Figure 3	Room		5	10	рС
Off-Isolation <sup>d</sup>	OIRR	$R_{I} = 50 \Omega$ , $C_{I} = 5 pF$ , $f = 1 MHz$	Room		- 73		-10
Crosstalk <sup>d</sup>	X <sub>TALK</sub>	$n_L = 50.52$ , $O_L = 5 \text{ pr}$ , $I = 1 \text{ Winz}$	Room		- 70		dB
Source-Off Capacitance <sup>d</sup>	C <sub>S(off)</sub>		Room		7		
Channel-On Capacitanced	C <sub>D(on)</sub>	$V_{IN} = 0$ or $V_{+}$ , $f = 1$ MHz	Room		20		pF
Drain-to-Source Capacitance <sup>d</sup>	C <sub>DS(off)</sub>	VIII = 0 SI VI, I = I IIII IZ	Room		20		Ρ'
Power Supply							
Power Supply Range	V+			4.5		5.5	V
Power Supply Current	l+	V <sub>IN</sub> = 0 or V+			0.01	1.0	μΑ
Power Consumption	P <sub>C</sub>	1IN = 0 01 1 1			0.6	μW	

#### Notes:

- a. Room = 25  $^{\circ}$ C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, nor subjected to production test.
- e.  $V_{IN}$  = input voltage to perform proper function.
- f. Guaranteed by 5 V leakage testing, not production tested.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

85 °C


5




# TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



 $r_{DS(on)}$  vs. Analog and Power Voltage



Supply Current vs. Temperature




30 V+ = 2.5 V 25 20 15 V+ = 5 V 40 °C 25 °C 40 °C


 $^{(DS(on)}$  - Drain-Source On-Resistance  $(\Omega)$ 

r<sub>DS(on)</sub> vs. Analog Voltage and Temperature

V<sub>D</sub> - Analog Voltage (V)




Supply Current vs. Input Switching Frequency




Leakage vs. Analog Voltage

# VISHAY


# TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Switching Time vs. Temperature and Supply Voltage




Input Switching Threshold vs. Supply Voltage



Crosstalk and Off Isolation vs. Frequency




Insertion Loss vs. Frequency



Charge Injection vs. Analog Voltage




### **TEST CIRCUITS**



 $\boldsymbol{C}_{\boldsymbol{L}}$  (includes fixture and stray capacitance)

$$V_{OUT} = V_{COM} \left( \frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch On Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time




Figure 2. Break-Before-Make Interval




Figure 3. Charge Injection

# VISHAY.

## **TEST CIRCUITS**




Figure 4. Off-Isolation






Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?71347">https://www.vishay.com/ppg?71347</a>.



# **SC-70: 6-LEADS**





	MIL	LIMET	ERS	I	5			
Dim	Min	Nom	Max	Min	Min Nom			
Α	0.90	-	1.10	0.035	-	0.043		
A <sub>1</sub>	_	-	0.10	-	_	0.004		
A <sub>2</sub>	0.80	-	1.00	0.031	_	0.039		
b	0.15	-	0.30	0.006	_	0.012		
С	0.10	-	0.25	0.004	-	0.010		
D	1.80	2.00	2.20	0.071	0.079	0.087		
Ε	1.80	2.10	2.40	0.071	0.083	0.094		
E <sub>1</sub>	1.15	1.25	1.35	0.045	0.049	0.053		
е		0.65BSC			0.026BSC	)		
e <sub>1</sub>	1.20	1.30	1.40	0.047	0.051	0.055		
L	0.10	0.20	0.30	0.004	0.008	0.012		
۵	7°Nom 7°Nom							
ECN: S-03946—Rev. B, 09-Jul-01 DWG: 5550								

Document Number: 71154 www.vishay.com 06-Jul-01 sww.vishay.com

# **Legal Disclaimer Notice**



Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2021 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED