

# Automotive Grade Non-Synchronous Boost Controller

# **NCV8870**

The NCV8870 is an adjustable output non-synchronous boost controller which drives an external N-channel MOSFET. The device uses peak current mode control with internal slope compensation. The IC incorporates an internal regulator that supplies charge to the gate driver.

Protection features include internally-set soft-start, undervoltage lockout, cycle-by-cycle current limiting, hiccup-mode short-circuit protection and thermal shutdown.

Additional features include low quiescent current sleep mode and externally-synchronizable switching frequency.


#### **Features**

- Peak Current Mode Control with Internal Slope Compensation
- 1.2 V ±2% Reference voltage
- Fixed Frequency Operation
- Wide Input Voltage Range of 3.2 V to 40 Vdc, 45 V Load Dump
- Input Undervoltage Lockout (UVLO)
- Internal Soft-Start
- Low Quiescent Current in Sleep Mode
- Cycle-by-Cycle Current Limit Protection
- Hiccup-Mode Overcurrent Protection (OCP)
- Hiccup-Mode Short-Circuit Protection (SCP)
- Thermal Shutdown (TSD)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This is a Pb-Free Device



SOIC-8 D SUFFIX CASE 751

#### MARKING DIAGRAM




8870xxG = Specific Device Code

xx = 01

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

#### **PIN CONNECTIONS**



# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV887001D1R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Simplified Block Diagram and Application Schematic

#### PACKAGE PIN DESCRIPTIONS

Pin No.	Pin Symbol	Function
1	EN/SYNC	Enable and synchronization input. The falling edge synchronizes the internal oscillator. The part is disabled into sleep mode when this pin is brought low for longer than the enable time-out period.
2	ISNS	Current sense input. Connect this pin to the source of the external N-MOSFET, through a current-sense resistor to ground to sense the switching current for regulation and current limiting.
3	GND	Ground reference.
4	GDRV	Gate driver output. Connect to gate of the external N–MOSFET. A series resistance can be added from GDRV to the gate to tailor EMC performance.
5	VDRV	Driving voltage. Internally-regulated supply for driving the external N-MOSFET, sourced from VIN. Bypass with a 1.0 $\mu$ F ceramic capacitor to ground.
6	VIN	Input voltage. If bootstrapping operation is desired, connect a diode from the input supply to VIN, in addition to a diode from the output voltage to VDRV and/or VIN.
7	VC	Output of the voltage error amplifier. An external compensator network from VC to GND is used to stabilize the converter.
8	VFB	Output voltage feedback. A resistor from the output voltage to VFB with another resistor from VFB to GND creates a voltage divider for regulation and programming of the output voltage.

# ABSOLUTE MAXIMUM RATINGS (Voltages are with respect to GND, unless otherwise indicated)

Rating	Value	Unit
Dc Supply Voltage (VIN)	-0.3 to 40	V
Peak Transient Voltage (Load Dump on VIN)	45	V
Dc Supply Voltage (VDRV, GDRV)	12	V
Peak Transient Voltage (VFB)	-0.3 to 6	V
Dc Voltage (VC, VFB, ISNS)	-0.3 to 3.6	V
Dc Voltage (EN/SYNC)	-0.3 to 6	V
Dc Voltage Stress (VIN – VDRV)*	-0.7 to 40	V
Operating Junction Temperature	-40 to 150	°C
Storage Temperature Range	-65 to 150	°C
Peak Reflow Soldering Temperature: Pb-Free, 60 to 150 seconds at 217°C	265 peak	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

<sup>\*</sup>An external diode from the input to the VIN pin is required if bootstrapping VDRV and VIN off of the output voltage.

# **PACKAGE CAPABILITIES**

Charact	Characteristic		
ESD Capability (All Pins)	Human Body Model Machine Model	≥ 2.0 ≥ 200	kV V
Moisture Sensitivity Level		1	-
Package Thermal Resistance	Junction-to-Ambient, $R_{\theta JA}$ (Note 1)	100	°C/W

<sup>1. 1</sup> in<sup>2</sup>, 1 oz copper area used for heatsinking.

# **Device Variations**

The NCV8870 features several variants to better fit a multitude of applications. The table below shows the typical

values of parameters for the parts that are currently available.

#### **TYPICAL VALUES**

Part No.	D <sub>max</sub>	f <sub>s</sub>	t <sub>ss</sub>	Sa	V <sub>cl</sub>	I <sub>src</sub>	l <sub>sink</sub>	$V_{DRV}$	SCE
NCV887001	93%	100 kHz	13 ms	33 mV/μs	400 mV	800 mA	600 mA	10.5 V	Υ

#### **DEFINITIONS**

Symbol	Characteristic	Symbol	Characteristic	Symbol	Characteristic
D <sub>max</sub>	Maximum Duty Cycle	f <sub>s</sub>	Switching Frequency	t <sub>ss</sub>	Soft-Start Time
Sa	Slope Compensating Ramp	V <sub>cl</sub>	Current Limit Trip Voltage	I <sub>src</sub>	Gate Drive Sourcing Current
I <sub>sink</sub>	Gate Drive Sinking Current	$V_{DRV}$	Drive Voltage	SCE	Short Circuit Enable

#### **ELECTRICAL CHARACTERISTICS**

 $(-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, 3.2 \text{ V} < \text{V}_{\text{IN}} < 40 \text{ V}$ , unless otherwise specified) Min/Max values are guaranteed by test, design or statistical correlation.

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit	
GENERAL							
Quiescent Current, Sleep Mode	I <sub>q,sleep</sub>	V <sub>IN</sub> = 13.2 V, EN = 0, T <sub>J</sub> = 25°C	-	2.0	_	μΑ	
Quiescent Current, Sleep Mode	I <sub>q,sleep</sub>	$V_{IN} = 13.2 \text{ V}, \text{ EN} = 0, -40^{\circ}\text{C} < T_{J} < 125^{\circ}\text{C}$	-	2.0	6.0	μΑ	
Quiescent Current, No switching	$I_{q,off}$	Into VIN pin, EN = 1, No Switching	-	1.5	2.5	mA	
Quiescent Current, Switching, Normal Operation	I <sub>q,on</sub>	Into VIN pin, EN = 1, Switching	-	3.0	6.0	mA	
OSCILLATOR	•		•	•	•		
Minimum Pulse Width	t <sub>on,min</sub>		200	250	300	ns	
Maximum Duty Cycle	D <sub>max</sub>	NCV887001	91	93	95	%	
Switching Frequency	f <sub>s</sub>	NCV887001	90	100	110	kHz	
Soft-Start Time	t <sub>ss</sub>	From start of switching with V <sub>FB</sub> = 0 until reference voltage = V <sub>REF</sub> NCV887001	10.5	13	15.5	ms	
Soft-Start Delay	t <sub>ss,dly</sub>	From EN $\rightarrow$ 1 until start of switching with $V_{FB} = 0$	-	720	840	μs	
Slope Compensating Ramp	Sa	NCV887001	28	33	38	mV/μs	

# **ELECTRICAL CHARACTERISTICS** (continued)

 $(-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C},\ 3.2\,\text{V} < \text{V}_{\text{IN}} < 40\,\text{V},\ \text{unless otherwise specified})$  Min/Max values are guaranteed by test, design or statistical correlation.

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
ENABLE/SYNCHRONIZATION	•	-				
EN/SYNC Pull-down Current	I <sub>EN/SYNC</sub>	V <sub>EN/SYNC</sub> = 5 V	-	5.0	10	μΑ
EN/SYNC Input High Voltage	$V_{s,ih}$	V <sub>IN</sub> > V <sub>UVLO</sub>	2.0	-	5.0	V
EN/SYNC Input Low Voltage	$V_{s,il}$		0	-	800	mV
EN/SYNC Time-out Ratio	%t <sub>en</sub>	From SYNC falling edge, to oscillator control (EN high) or shutdown (EN low), Percent of typical switching period	-	-	350	%
SYNC Minimum Frequency Ratio	%f <sub>sync,min</sub>	Percent of f <sub>s</sub>	_	-	80	%
SYNC Maximum Frequency	f <sub>sync,max</sub>		1.1	-	-	MHz
Synchronization Delay	t <sub>s,dly</sub>	From SYNC falling edge to GDRV falling edge under open loop conditions	-	50	100	ns
Synchronization Duty Cycle	D <sub>sync</sub>		25	-	75	%
CURRENT SENSE AMPLIFIER						
Low-frequency Gain	A <sub>csa</sub>	Input–to–output gain at dc, ISNS ≤ 1 V	0.9	1.0	1.1	V/V
Bandwidth	BW <sub>csa</sub>	Gain of A <sub>csa</sub> – 3 dB	2.5	-	-	MHz
ISNS Input Bias Current	I <sub>sns,bias</sub>	Out of ISNS pin	-	30	50	μΑ
Current Limit Threshold Voltage	V <sub>cl</sub>	Voltage on ISNS pin NCV887001	360	400	440	mV
Current Limit, Response Time	t <sub>cl</sub>	CL tripped until GDRV falling edge, V <sub>ISNS</sub> = V <sub>Cl</sub> (typ) + 60 mV	-	80	125	ns
Overcurrent Protection, Threshold Voltage	%V <sub>ocp</sub>	Percent of V <sub>cl</sub>	125	150	175	%
Overcurrent Protection, Response Time	t <sub>ocp</sub>	From overcurrent event, Until switching stops, V <sub>ISNS</sub> = V <sub>OCP</sub> + 40 mV	-	80	125	ns
VOLTAGE ERROR OPERATIONA	L TRANSCONI	DUCTANCE AMPLIFIER				
Transconductance	9m,vea	$V_{FB} - V_{ref} = \pm 20 \text{ mV}$	0.8	1.2	1.63	mS
VEA Output Resistance	R <sub>o,vea</sub>		2.0	-	-	МΩ
VFB Input Bias Current	I <sub>vfb,bias</sub>	Current out of VFB pin	_	0.5	2.0	μΑ
Reference Voltage	$V_{ref}$		1.176	1.200	1.224	V
VEA Maximum Output Voltage	$V_{c,max}$		2.5	-	-	V
VEA Minimum Output Voltage	$V_{c,min}$		_	-	0.3	V
VEA Sourcing Current	I <sub>src,vea</sub>	VEA output current, Vc = 2.0 V	80	100	-	μΑ
VEA Sinking Current	I <sub>snk,vea</sub>	VEA output current, Vc = 0.7 V	80	100	-	μΑ
GATE DRIVER		•	-			
Sourcing Current	I <sub>src</sub>	V <sub>DRV</sub> ≥ 6 V, V <sub>DRV</sub> – V <sub>GDRV</sub> = 2 V NCV887001	600	800	-	mA
Sinking Current	I <sub>sink</sub>	V <sub>GDRV</sub> ≥ 2 V NCV887001	500	600	-	mA
Driving Voltage Dropout	$V_{drv,do}$	$V_{IN} - V_{DRV}$ , $Iv_{DRV} = 10 \text{ mA}$	-	0.2	0.35	V
Driving Voltage Source Current	I <sub>drv</sub>	V <sub>IN</sub> – V <sub>DRV</sub> = 1 V	10	15	-	mA
Backdrive Diode Voltage Drop	$V_{d,bd}$	$V_{DRV} - V_{IN}$ , $I_{d,bd} = 5 \text{ mA}$	-	-	0.7	V
Driving Voltage	V <sub>DRV</sub>	I <sub>VDRV</sub> = 0.1 – 25 mA NCV887001	10	10.5	11	V
Pull-down resistance	R <sub>pd</sub>		_	15	_	kΩ

# **ELECTRICAL CHARACTERISTICS** (continued)

 $(-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C},\ 3.2\ \text{V} < \text{V}_{\text{IN}} < 40\ \text{V},\ \text{unless otherwise specified)}\ \text{Min/Max values are guaranteed by test, design or statistical correlation.}$ 

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit	
UVLO			•				
Undervoltage Lock-out, Threshold Voltage	$V_{uvlo}$	V <sub>IN</sub> falling	3.0	3.1	3.2	V	
Undervoltage Lock-out, Hysteresis	V <sub>uvlo,hys</sub>	V <sub>IN</sub> rising	50	125	200	mV	
SHORT CIRCUIT PROTECTION	SHORT CIRCUIT PROTECTION						
Startup Blanking Period	%t <sub>scp,dly</sub>	From start of soft-start, Percent of t <sub>ss</sub>	100	120	150	%	
Hiccup-mode Period	%t <sub>hcp,dly</sub>	From shutdown to start of soft-start, Percent of t <sub>ss</sub>	65	80	95	%	
Short Circuit Threshold Voltage	%V <sub>scp</sub>	V <sub>FB</sub> as percent of V <sub>ref</sub>	60	67	75	%	
Short Circuit Delay	t <sub>scp</sub>	From V <sub>FB</sub> < V <sub>scp</sub> to stop switching	-	35	100	ns	
THERMAL SHUTDOWN							
Thermal Shutdown Threshold	T <sub>sd</sub>	T <sub>J</sub> rising	160	170	180	°C	
Thermal Shutdown Hysteresis	T <sub>sd,hys</sub>	T <sub>J</sub> falling	10	15	20	°C	
Thermal Shutdown Delay	t <sub>sd,dly</sub>	From T <sub>J</sub> > T <sub>sd</sub> to stop switching	-	-	100	ns	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Sleep Current vs. Input Voltage




Figure 3. Sleep Current vs. Temperature




Figure 4. Quiescent Current vs. Temperature




Figure 5. Minimum On Time vs. Temperature




Figure 6. Normalized Current Limit vs. Temperature





Figure 7. Reference Voltage vs. Temperature

#### TYPICAL PERFORMANCE CHARACTERISTICS






Figure 8. Enable Pulldown Current vs. Voltage

Figure 9. Enable Pulldown Current vs.
Temperature

#### THEORY OF OPERATION




Figure 10. Current Mode Control Schematic

#### **Current Mode Control**

The NCV8870 incorporates a current mode control scheme, in which the PWM ramp signal is derived from the power switch current. This ramp signal is compared to the output of the error amplifier to control the on–time of the power switch. The oscillator is used as a fixed–frequency clock to ensure a constant operational frequency. The resulting control scheme features several advantages over conventional voltage mode control. First, derived directly from the inductor, the ramp signal responds immediately to line voltage changes. This eliminates the delay caused by the output filter and the error amplifier, which is commonly

found in voltage mode controllers. The second benefit comes from inherent pulse-by-pulse current limiting by merely clamping the peak switching current. Finally, since current mode commands an output current rather than voltage, the filter offers only a single pole to the feedback loop. This allows for a simpler compensation.

The NCV8870 also includes a slope compensation scheme in which a fixed ramp generated by the oscillator is added to the current ramp. A proper slope rate is provided to improve circuit stability without sacrificing the advantages of current mode control.

#### **Current Limit**

The NCV8870 features two current limit protections, peak current mode and over current latch off. When the current sense amplifier detects a voltage above the peak current limit between ISNS and GND after the current limit leading edge blanking time, the peak current limit causes the power switch to turn off for the remainder of the cycle. Set the current limit with a resistor from ISNS to GND, with  $R = V_{\rm CL}/I_{\rm limit}$ .

If the voltage across the current sense resistor exceeds the over current threshold voltage the device enters over current hiccup mode. The device will remain off for the hiccup time and then go through the soft–start procedure.

#### **Short Circuit Protection**

If the short circuit enable bit is set (SCE = Y) the device will attempt to protect the power MOSFET from damage. When the output voltage falls below the short circuit trip voltage, after the initial short circuit blanking time, the device enters short circuit latch off. The device will remain off for the hiccup time and then go through the soft–start.

#### **EN/SYNC**

The Enable/Synchronization pin has three modes. When a dc logic high (CMOS/TTL compatible) voltage is applied to this pin the NCV8870 operates at the programmed frequency. When a dc logic low voltage is applied to this pin the NCV8870 enters a low quiescent current sleep mode. When a square wave of at least %f<sub>sync,min</sub> of the free running switching frequency is applied to this pin, the switcher operates at the same frequency as the square wave. If the signal is slower than this, it will be interpreted as enabling and disabling the part. The falling edge of the square wave corresponds to the start of the switching cycle. If device is disabled, it must be disabled for 70 µs before being re–enabled.

As VIN ramps up from 0 V, and EN/SYNC is low (0 V), all die internal voltage rails are normally 0 V. If VIN of sufficient amplitude and a high slew rate is applied, these internal voltage rails may elevate momentarily due to die parasitic coupling. Elevation of the rails can inadvertently

cause an internal power–on reset (POR) circuit and some internal logic to momentarily activate. With EN/SYNC is held low during VIN ramp, the internal voltage rails and the POR circuit will decay down to 0 V. If EN/SYNC asserts high before decay of the POR circuit, the logic could become stuck in an invalid state (no switching). To avoid the possibility for such a power up issue, the EN/SYNC signal should be applied a minimum of 500  $\mu s$  after application of voltage on VIN.

If the VIN pin voltage falls below V<sub>UVLO</sub> when EN/SYNC pin is at logic-high, the IC may not power up when VIN returns back above the UVLO. To resume a normal operating state, the EN/SYNC pin must be cycled with a single logic-low to logic-high transition.

#### **UVLO**

Input Undervoltage Lockout (UVLO) is provided to ensure that unexpected behavior does not occur when VIN is too low to support the internal rails and power the controller. The IC will start up when enabled and VIN surpasses the UVLO threshold plus the UVLO hysteresis and will shut down when VIN drops below the UVLO threshold or the part is disabled.

To avoid any lock state under UVLO conditions, the EN/SYNC pin should be in logic-low state. For further details, please refer to EN/SYNC paragraph.

#### Internal Soft-Start

To insure moderate inrush current and reduce output overshoot, the NCV8870 features a soft start which charges a capacitor with a fixed current to ramp up the reference voltage. This fixed current is based on the switching frequency, so that if the NCV8870 is synchronized to twice the default switching frequency the soft start will last half as long.

#### **VDRV**

An internal regulator provides the drive voltage for the gate driver. Bypass with a ceramic capacitor to ground to ensure fast turn on times. The capacitor should be between 0.1  $\mu F$  and 1  $\mu F$ , depending on switching speed and charge requirements of the external MOSFET.

#### APPLICATION INFORMATION

## **Design Methodology**

This section details an overview of the component selection process for the NCV8870 in continuous conduction mode boost. It is intended to assist with the design process but does not remove all engineering design work. Many of the equations make heavy use of the small ripple approximation. This process entails the following steps:

- 1. Define Operational Parameters
- 2. Select Current Sense Resistor
- 3. Select Output Inductor
- 4. Select Output Capacitors
- 5. Select Input Capacitors
- 6. Select Feedback Resistors
- 7. Select Compensator Components

- 8. Select MOSFET(s)
- 9. Select Diode
- 10. Determine Feedback Loop Compensation Network

# 1. Define Operational Parameters

Before beginning the design, define the operating parameters of the application. These include:

V<sub>IN(min)</sub>: minimum input voltage [V]

V<sub>IN(max):</sub> maximum input voltage [V]

V<sub>OUT</sub>: output voltage [V]

I<sub>OUT(max)</sub>: maximum output current [A]

I<sub>CL</sub>: desired typical cycle-by-cycle current limit [A]

From this the ideal minimum and maximum duty cycles can be calculated as follows:

$$D_{min} = 1 - \frac{V_{IN(max)}}{V_{OUT}}$$

$$D_{max} = 1 - \frac{V_{IN(min)}}{V_{OUT}}$$

Both duty cycles will actually be higher due to power loss in the conversion. The exact duty cycles will depend on conduction and switching losses. If the maximum input voltage is higher than the output voltage, the minimum duty cycle will be negative. This is because a boost converter cannot have an output lower than the input. In situations where the input is higher than the output, the output will follow the input, minus the diode drop of the output diode and the converter will not attempt to switch.

If the calculated  $D_{max}$  is higher the  $D_{max}$  of the NCV8870, the conversion will not be possible. It is important for a boost converter to have a restricted  $D_{max}$ , because while the ideal conversion ration of a boost converter goes up to infinity as D approaches 1, a real converter's conversion ratio starts to decrease as losses overtake the increased power transfer. If the converter is in this range it will not be able to regulate properly.

If the following equation is not satisfied, the device will skip pulses at high  $V_{IN}$ :

$$\frac{\mathsf{D}_{\mathsf{min}}}{f_{\mathsf{s}}} \geq \mathsf{t}_{\mathsf{on}(\mathsf{min})}$$

Where: f<sub>s</sub>: switching frequency [Hz] t<sub>on(min)</sub>: minimum on time [s]

#### 2. Select Current Sense Resistor

Current sensing for peak current mode control and current limit relies on the MOSFET current signal, which is measured with a ground referenced amplifier. The easiest method of generating this signal is to use a current sense resistor from the source of the MOSFET to device ground. The sense resistor should be selected as follows:

$$R_{S} = \frac{V_{CL}}{I_{CL}}$$

Where:  $R_S$ : sense resistor  $[\Omega]$ 

V<sub>CL</sub>: current limit threshold voltage [V]

I<sub>CL</sub>: desire current limit [A]

#### 3. Select Output Inductor

The output inductor controls the current ripple that occurs over a switching period. A high current ripple will result in excessive power loss and ripple current requirements. A low current ripple will result in a poor control signal and a slow current slew rate in case of load steps. A good starting point for peak to peak ripple is around 20–40% of the inductor current at the maximum load at the worst case  $V_{\rm IN}$ , but operation should be verified empirically. The worst case  $V_{\rm IN}$  is half of  $V_{\rm OUT}$ , or whatever  $V_{\rm IN}$  is closest to half of  $V_{\rm OUT}$ .

After choosing a peak current ripple value, calculate the inductor value as follows:

$$L = \frac{V_{IN(WC)} D_{WC}}{\Delta I_{L,max} f_{s}}$$

Where:  $V_{IN(WC)}$ :  $V_{IN}$  value as close as possible to half of  $V_{OUT}[V]$ 

 $D_{WC}$ : duty cycle at  $V_{IN(WC)}$ 

 $\Delta I_{L,max}$ : maximum peak to peak ripple [A]

The maximum average inductor current can be calculated as follows:

$$I_{L,AVG} = \frac{V_{OUT}I_{OUT(max)}}{V_{IN(min)}\eta}$$

The Peak Inductor current can be calculated as follows:

$$I_{L,peak} = I_{L,avg} + \frac{\Delta I_{L,max}}{2}$$

Where: I<sub>L,peak</sub>: Peak inductor current value [A]

#### 4. Select Output Capacitors

The output capacitors smooth the output voltage and reduce the overshoot and undershoot associated with line transients. The steady state output ripple associated with the output capacitors can be calculated as follows:

$$V_{OUT(ripple)} =$$

$$\frac{\mathsf{DI}_{\mathsf{OUT}(\mathsf{max})}}{\mathit{fC}_{\mathsf{OUT}}} + \left(\frac{\mathsf{I}_{\mathsf{OUT}(\mathsf{max})}}{1-\mathsf{D}} + \frac{\mathsf{V}_{\mathsf{IN}(\mathsf{min})}\mathsf{D}}{2\mathit{fL}}\right) \mathsf{R}_{\mathsf{ESR}}$$

The capacitors need to survive an RMS ripple current as follows:

$$I_{Cout(RMS)} = I_{OUT} \sqrt{\frac{D_{WC}}{D^{'}_{WC}} + \frac{D_{WC}}{12} \left(\frac{D^{'}_{WC}}{\frac{L}{R_{OUT} \times T_{SW}}}\right)^{2}}$$

The use of parallel ceramic bypass capacitors is strongly encouraged to help with the transient response.

#### 5. Select Input Capacitors

The input capacitor reduces voltage ripple on the input to the module associated with the ac component of the input current.

$$I_{Cin(RMS)} = \frac{V_{IN(min)}^{2} D_{WC}}{Lf_{s}V_{OUT} 2\sqrt{3}}$$

#### 6. Select Feedback Resistors

The feedback resistors form a resistor divider from the output of the converter to ground, with a tap to the feedback pin. During regulation, the divided voltage will equal  $V_{\text{ref}}$ . The lower feedback resistor can be chosen, and the upper feedback resistor value is calculated as follows:

$$R_{upper} = R_{lower} \frac{(V_{out} - V_{ref})}{V_{ref}}$$

The total feedback resistance ( $R_{upper} + R_{lower}$ ) should be in the range of 1 k $\Omega$  – 100 k $\Omega$ .

#### 7. Select Compensator Components

Current Mode control method employed by the NCV8870 allows the use of a simple, Type II compensation to optimize the dynamic response according to system requirements.

#### 8. Select MOSFET(s)

In order to ensure the gate drive voltage does not drop out the MOSFET(s) chosen must not violate the following inequality:

$$Q_{g(total)} \le \frac{I_{drv}}{f_s}$$

Where:  $Q_{g(total)}$ : Total Gate Charge of MOSFET(s) [C]  $I_{drv}$ : Drive voltage current [A]  $f_s$ : Switching Frequency [Hz]

The maximum RMS Current can be calculated as follows:

$$I_{Q(max)} = I_{out} \frac{\sqrt{D}}{D'}$$

The maximum voltage across the MOSFET will be the maximum output voltage, which is the higher of the maximum input voltage and the regulated output voltaged:

$$V_{Q(max)} = V_{OUT(max)}$$

#### 9. Select Diode

The output diode rectifies the output current. The average current through diode will be equal to the output current:

$$I_{D(avg)} = I_{OUT(max)}$$

Additionally, the diode must block voltage equal to the higher of the output voltage and the maximum input voltage:

$$V_{D(max)} = V_{OUT(max)}$$

The maximum power dissipation in the diode can be calculated as follows:

$$P_D = V_{f(max)} I_{OUT(max)}$$

Where:  $P_d$ : Power dissipation in the diode [W]  $V_{f(max)}$ : Maximum forward voltage of the diode [V]

#### 10. Determine Feedback Loop Compensation Network

The purpose of a compensation network is to stabilize the dynamic response of the converter. By optimizing the compensation network, stable regulation response is achieved for input line and load transients.

Compensator design involves the placement of poles and zeros in the closed loop transfer function. Losses from the boost inductor, MOSFET, current sensing and boost diode losses also influence the gain and compensation expressions. The OTA has an ESD protection structure  $(R_{ESD} \approx 502~\Omega)$ , data not provided in the datasheet) located on the die between the OTA output and the IC package compensation pin (VC). The information from the OTA PWM feedback control signal ( $V_{CTRL}$ ) may differ from the IC-VC signal if  $R_2$  is of similar order of magnitude as  $R_{ESD}$ . The compensation and gain expressions which follow take influence from the OTA output impedance elements into account.

Type-I compensation is not possible due to the presence of  $R_{ESD}$ . The Figures 11 and 12 compensation networks correspond to a Type-II network in series with  $R_{ESD}$ . The resulting control-output transfer function is an accurate mathematical model of the IC in a boost converter topology. The model does have limitations and a more accurate SPICE model should be considered for a more detailed analysis:

- The attenuating effect of large value ceramic capacitors in parallel with output electrolytic capacitor ESR is not considered in the equations.
- The CCM Boost control-output transfer function includes operating efficiency as a correction factor to improve modeling accuracy under low input voltage and high output current operating conditions where operating losses becomes significant.




Figure 11. NCV8870 Boost Converter OTA and Compensation




Figure 12. NCV8870 Flyback Converter OTA and Compensation

The following equations may be used to select compensation components  $R_2$ ,  $C_1$ ,  $C_2$  for Figures 11 & 12 power supply. Required input design parameters for analysis are:

 $V_d$  = Output diode  $V_f(V)$ 

 $V_{IN}$  = Power supply input voltage (V)

 $N = N_s/N_p$  (Flyback transformer turns ratio)

 $R_i$  = Current sense resistor ( $\Omega$ )

 $R_{DS(on)} = \text{MOSFET R}_{DS(on)}(\Omega)$ 

 $(R_{sw\_eq} = R_{DS(on)} + R_i$  for the boost continuous conduction

mode (CCM) expressions)

 $C_{OUT}$  = Bulk output capacitor value (F)

 $r_{CF}$  = Bulk output capacitor ESR ( $\Omega$ )

 $R_{OUT}$  = Equivalent resistance of output load ( $\Omega$ )

 $P_{out}$  = Output Power (W)

L = Boost inductor value or flyback transformer primary side inductance (H)

 $r_L$  = Boost inductor ESR ( $\Omega$ )

 $T_s = 1/f_s$ , where  $f_s =$  clock frequency (Hz)

 $R_I$  and  $R_{low}$  = Feedback resistor divider values used to set the output voltage  $(\Omega)$ 

 $V_{OUT}$  = Device specific output voltage (defined by R<sub>1</sub> and R<sub>low</sub> values) (V)

 $R_0$  = OTA output resistance = 3 M $\Omega$ 

 $S_a = IC$  slope compensation (e.g. 33 mV/µs for NCV887001)

 $g_m$  = OTA transconductance = 1.2 mS

D = Controller duty ratio

D' = 1 - D

Necessary equations for describing the modulator gain  $(V_{ctrl}$ -to- $V_{out}$  gain)  $H_{ctrl\_output}(f)$  are described next. Boost continuous conduction mode (CCM) and discontinuous conduction mode (DCM) transfer function expressions are summarized in Table 1. Flyback CCM and DCM transfer function expressions are summarized in Table 2.

Table 1. BOOST CCM AND DCM TRANSFER FUNCTION EXPRESSIONS

	ССМ	DCM
Duty Ratio ( <b>D</b> )	$ \begin{bmatrix} 2R_{OUT}V_{d}V_{IN} - \left[R_{sw\_eq} + R_{OUT}\left(\frac{V_{IN}}{V_{OUT}} - 2\right)\right]V_{OUT}^{2} \\ -V_{OUT}\sqrt{R_{OUT}\left(\frac{R_{OUT}V_{IN}^{2} + 2R_{sw\_eq}V_{IN}V_{OUT} - 4V_{d}R_{sw\_eq}V_{IN}}{-4R_{sw\_eq}V_{OUT}^{2} - 4r_{L}V_{d}V_{IN} - 4r_{L}V_{OUT}^{2}}}\right) + R_{sw\_eq}^{2}V_{OUT}^{2}} \end{bmatrix} $ $ 2R_{OUT}\left(V_{OUT}^{2} + V_{d}V_{IN}\right) $	$\sqrt{2\tau_L M(M-1)}$ Where: $\tau_L = \frac{L}{R_{OUT} T_s}$
V <sub>OUT</sub> /V <sub>IN</sub> DC Conversion Ratio ( <b>M</b> )	$\frac{1}{1-D} \left[ 1 - \frac{(1-D)V_{d}}{V_{out}} \right] \left[ \frac{1}{1 + \frac{1}{(1-D)^{2} \left(\frac{r_{L} + DR_{sw\_eq}}{R_{OUT}}\right)}} \right]$	$\frac{1}{2} \left( 1 + \sqrt{1 + \frac{2D^2}{\tau_L}} \right)$
Inductor On-slope $(S_n)$ , V/s	$\frac{V_{IN}-I_{Lave}\!\!\left(r_L+R_{sw\_eq}\right)}{L}R_i$ Where average inductor current: $I_{Lave}=\frac{P_{out}}{V_{IN}\eta}$	$\frac{\mathrm{V_{IN}}}{\mathrm{L}}\mathrm{R_{i}}$
Compensation Ramp ( <i>m<sub>c</sub></i> )	$1 + \frac{S_a}{S_n}$	$1 + \frac{S_a}{S_n}$
C <sub>out</sub> ESR Zero ( $\omega_{z1}$ )	$\frac{1}{\mathrm{r_{CF}C_{OUT}}}$	$\frac{1}{\mathrm{r_{CF}C_{OUT}}}$
Right-Half-Plane Zero ( $\omega_{z2}$ )	$\frac{\left(1-D\right)^{2}}{L} \left(R_{OUT} - \frac{r_{CF} R_{OUT}}{r_{CF} + R_{OUT}}\right) - \frac{r_{L}}{L}$	$\frac{R_{OUT}}{M^2L}$
Low Frequency Modulator Pole $(\omega_{p1})$	$\frac{\frac{2}{R_{OUT}} + \frac{T_s}{LM^3}m_c}{C_{OUT}}$	$\frac{1}{R_{CF} C_{OUT}} \cdot \frac{2M-1}{M-1}$
High Frequency Modulator Pole ( $\omega_{p2}$ )	-	$2F_{SW} \left(\frac{1-\frac{1}{M}}{D}\right)^2$
Sampling Double Pole $(\omega_n)$	$\frac{\pi}{T_{s}}$	-

Table 1. BOOST CCM AND DCM TRANSFER FUNCTION EXPRESSIONS (continued)

	ССМ	DCM
Sampling Quality Coefficient ( <b>Q</b> <sub>p</sub> )	$\frac{1}{\pi(m_{\rm c}(1-D)-0.5)}$	-
F <sub>m</sub>	$\frac{1}{2M + \frac{R_{OUT}T_s}{LM^2} \left(\frac{1}{2} + \frac{S_a}{S_n}\right)}$	$\frac{1}{S_n m_c T_s}$
H <sub>d</sub>	$\frac{\eta R_{OUT}}{R_{i}}$	$\frac{2V_{OUT}}{D} \cdot \frac{M-1}{2M-1}$
Control-Output Transfer Function ( <i>H<sub>ctrl_output</sub>(f)</i> )	$F_m H_d \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right) \left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right) \left(1 + j\frac{2\pi f}{\omega_n Q_p} + \left(j\frac{2\pi f}{\omega_n}\right)^2\right)}$	$F_m H_d \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right) \left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right) \left(1 + j\frac{2\pi f}{\omega_{p2}}\right)}$

#### Table 2. FLYBACK CCM AND DCM TRANSFER FUNCTION EXPRESSIONS

	CCM	DCM
Duty ratio ( <b>D</b> )	$\frac{\rm V_{OUT}}{\rm V_{OUT} + \rm NV_{IN}}$	$\frac{V_{OUT}}{NV_{IN}}\sqrt{2\tau_L}$ Where: $\tau_L = \frac{N^2L_p}{T_sR_{OUT}}$
V <sub>OUT</sub> /V <sub>IN</sub> DC Conversion Ratio ( <b>M</b> )	$\frac{\mathbf{N} \cdot \mathbf{D}}{1 - \mathbf{D}}$	$\frac{\mathbf{N}\cdot\mathbf{D}}{\sqrt{2\cdot\tau_{\mathbf{L}}}}$
Inductor On-slope ( <i>S<sub>n</sub></i> ), V/s	$rac{{ m V_{IN}}}{{ m L_p}}{ m R_i}$	$\frac{\mathrm{V_{IN}}}{\mathrm{L_p}}\mathrm{R_i}$
Compensation Ramp ( <i>m<sub>c</sub></i> )	$1 + \frac{S_a}{S_n}$	$1 + \frac{S_a}{S_n}$
C <sub>out</sub> ESR Zero (w <sub>z1</sub> )	$\frac{1}{\mathrm{r_{CF}C_{OUT}}}$	$\frac{1}{\mathrm{r_{CF}C_{OUT}}}$
Right-Half-Plane Zero ( $\omega_{22}$ )	$\frac{\left(1-D\right)^{2}R_{OUT}}{DL_{p}N^{2}}$	$\frac{R_{OUT}}{N^2 L_p} \cdot \frac{1}{M (M+1)}$
Modulator Pole $(\omega_{p1})$	$\frac{\frac{D'^3}{\tau_L} \left(1 + 2 \frac{S_a}{S_n}\right) + 1 + D}{R_{OUT} C_{OUT}}$	$\frac{2}{R_{OUT}C_{OUT}}$
ω <sub>p2</sub>	-	$2F_{SW} \left( \frac{\frac{1}{D}}{1 + \frac{1}{M}} \right)^2$
F <sub>m</sub>	$\frac{1}{\frac{D'^2}{\tau_L} \left(1 + 2 \frac{S_a}{S_n}\right) + 2M + 1}$	$\frac{1}{S_n m_c T_s}$
H <sub>d</sub>	$\frac{R_{OUT}}{R_i N}$	$V_{IN} \sqrt{\frac{1}{2\tau_L}}$
Control-output Transfer Function ( <i>H<sub>ctrl_output</sub>(f)</i> )	$F_m H_d \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right)\left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right)}$	$F_m H_d \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right) \left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right) \left(1 + j\frac{2\pi f}{\omega_{p2}}\right)}$

Once the desired cross-over frequency  $(f_c)$  gain adjustment and necessary phase boost are determined from the  $H_{ctrl\_output}(f)$  gain and phase plots, the Table 3 equations may be used. It should be noted that minor compensation

component value adjustments may become necessary when  $R_2 \le \sim 10 \cdot R_{esd}$  as a result of approximations for determining components  $R_2$ ,  $C_1$ ,  $C_2$ .

Table 3. OTA COMPENSATION TRANSFER FUNCTION AND COMPENSATION VALUES

Desired OTA Gain at Cross-over Frequency $f_{\mathcal{C}}$ ( $\mathbf{G}$ )	$\frac{\text{desired\_G}_{i_{e\_psin\_db}}}{10}$		
Desired Phase Boost at Cross-over Frequency $f_c$ ( <b>boost</b> )	$\left(\theta_{\text{margin}} - \arg\left(H_{\text{ctrl\_output}}(\text{fc})\right) \frac{180^{\circ}}{\pi} - 90^{\circ}\right) \frac{\pi}{180^{\circ}}$		
Select OTA Compensation Zero to Coincide with Modulator Pole at $f_{p1}$ ( $\mathbf{f_z}$ )	$\frac{\omega_{\text{ple}}}{2\pi}$		
Resulting OTA High Frequency Pole Placement ( $f_p$ )	$\frac{f_z f_c + f_c^2 \tan(boost)}{f_c - f_z \tan(boost)}$		
Compensation Resistor <b>R</b> <sub>2</sub>	$\frac{f_p G}{f_p - f_z} \frac{V_{OUT}}{1.2 g_m} \frac{\sqrt{1 + \left(\frac{f_c}{f_p}\right)^2}}{\sqrt{1 + \left(\frac{f_z}{f_p}\right)}}$		
Compensation Capacitor $C_1$	$\frac{1}{2\pi f_z R_2}$		
Compensation Capacitor $\emph{\textbf{C}}_{\emph{2}}$	$\frac{1}{2\pi f_p G} \cdot \frac{R_{low} g_m}{R_{low} + R_1}$		
OTA DC Gain ( <b>G<sub>0_OTA</sub></b> )	$\frac{R_{low}}{R_{low} + R_1} \cdot g_m \cdot R_0$		
Low Frequency Zero ( $\omega_{\it Z1e}$ )	$\frac{1}{2} \frac{\left(R_2 + R_{esd}\right)}{R_2 R_{esd} C_2} \left[1 - \sqrt{1 - 4 \frac{R_2 R_{esd} C_2}{\left(R_2 + R_{esd}\right)^2 C_1}}\right]$		
High Frequency Zero ( $\omega_{\mathbf{z}2\mathbf{e}}$ )	$\frac{1}{2} \frac{\left(R_2 + R_{esd}\right)}{R_2 R_{esd} C_2} \left[1 + \sqrt{1 - 4 \frac{R_2 R_{esd} C_2}{\left(R_2 + R_{esd}\right)^2 C_1}}\right]$		
Low Frequency Pole $(\omega_{m{p1e}})$	$ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_1}{R_2 \left(R_0 + R_{esd}\right) C_2} \left[ 1 - \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{R_2 \left(R_0 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{R_2 \left(R_0 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_2 + R_{esd}\right) C_2}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_2 + R_{esd}\right) C_2}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_2 + R_{esd}\right) C_2}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_2 + R_{esd}\right) C_2}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_2 + R_{esd}\right) C_2}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_2 + R_{esd}\right) C_2}} \right] \\ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right) C_2} \left[ 1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_2 + R_{esd}\right) C_2}} \right] $		
High Frequency Pole $(\omega_{p2e})$	$ \frac{1}{2} \frac{\left(R_0 + R_2 + R_{esd}\right)}{R_2 \left(R_0 + R_{esd}\right) C_2} \left[1 + \sqrt{1 - 4 \frac{R_2 \left(R_0 + R_{esd}\right) C_2}{\left(R_0 + R_2 + R_{esd}\right)^2 C_1}}\right] $		
OTA Transfer Function ( <i>G<sub>OTA</sub>(f</i> ))	$-G_{0\_OTA} \frac{\left(1 + j\frac{2\pi f}{\omega_{z1e}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1e}}\right)} \frac{\left(1 + j\frac{2\pi f}{\omega_{z2e}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p2e}}\right)}$		

The open-loop-response in closed-loop form to verify the gain/phase margins may be obtained from the following expression.

$$T(f) = G_{OTA}(f) H_{ctrl output}(f)$$

#### **Low Voltage Operation**

If the input voltage drops below the UVLO or MOSFET threshold voltage, another voltage may be used to power the


device. Simply connect the voltage you would like to boost to the inductor and connect the stable voltage to the VIN pin of the device. In boost configuration, the output of the converter can be used to power the device. In some cases it may be desirable to connect 2 sources to VIN pin, which can be accomplished simply by connecting each of the sources through a diode to the VIN pin.





SOIC-8 NB CASE 751-07 **ISSUE AK** 


**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

## **SOLDERING FOOTPRINT\***




<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

# SOIC-8 NB CASE 751-07 ISSUE AK

# **DATE 16 FEB 2011**

			D, 11 2 10 1 2 D 2
STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	8. DRAIN 1  STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16:  PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1 STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE
<ul><li>6. COMMON ANODE</li><li>7. COMMON ANODE</li><li>8. CATHODE 6</li></ul> STYLE 25:	6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND	6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT STYLE 27:	6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE STYLE 28:
PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29:	2. dv/dt 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC STYLE 30:	PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B	Printed versions are uncontrolled except when accessed directly from the Document Repo	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

