

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,


Team Nexperia

PHP21N06LT, PHB21N06LT PHD21N06LT

FEATURES

- 'Trench' technology
- Low on-state resistance
- Fast switching
- Logic level compatible

SYMBOL



QUICK REFERENCE DATA

$$\begin{split} V_{\text{DSS}} = 55 \text{ V} \\ I_{\text{D}} = 19 \text{ A} \\ R_{\text{DS(ON)}} \leq 75 \text{ m}\Omega \text{ (V}_{\text{GS}} = 5 \text{ V)} \\ R_{\text{DS(ON)}} \leq 70 \text{ m}\Omega \text{ (V}_{\text{GS}} = 10 \text{ V)} \end{split}$$

GENERAL DESCRIPTION

N-channel enhancement mode, logic level, field-effect power transistor in a plastic envelope using 'trench' technology.

Applications:-

- d.c. to d.c. converters
- switched mode power supplies

The PHP21N06LT is supplied in the SOT78 (TO220AB) conventional leaded package.


The PHB21N06LT is supplied in the SOT404 (D²PAK) surface mounting package.

The PHD21N06LT is supplied in the SOT428 (DPAK) surface mounting package.


PINNING

PIN	DESCRIPTION	
1	gate	
2	drain ¹	
3	source	
tab	drain	


SOT78 (TO220AB)



SOT404 (D²PAK)



SOT428 (DPAK)



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	T _i = 25 °C to 175°C	-	55	V
V_{DGR}	Drain-gate voltage	$T_i = 25 ^{\circ}\text{C} \text{ to } 175 ^{\circ}\text{C}; R_{GS} = 20 \text{k}\Omega$	-	55	V
V_{GS}	Gate-source voltage		-	± 15	V
V_{GS}	Pulsed gate-source voltage	T _i ≤ 150°C	-	± 20	V
I _D	Continuous drain current	$T'_{mb} = 25 ^{\circ}C$	-	19	Α
-		$T_{mb} = 100 ^{\circ}C$	-	13	Α
I _{DM}	Pulsed drain current	$T_{mb} = 25 ^{\circ}C$	-	76	Α
	Total power dissipation	$T_{mb} = 25 ^{\circ}C$	-	56	W
P_D T_j , T_{stg}	Operating junction and storage temperature		- 55	175	°C

¹ It is not possible to make connection to pin:2 of the SOT404 or SOT428 packages.

PHP21N06LT, PHB21N06LT PHD21N06LT

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E _{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 9.7 \text{ A}$; $t_p = 100 \mu\text{s}$; T_j prior to avalanche = 25°C; $V_{DD} \le 25 \text{ V}$; $R_{GS} = 50 \Omega$; $V_{GS} = 5 \text{ V}$; refer to fig:15	-	34	mJ
I _{AS}	Peak non-repetitive avalanche current		-	19	А

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{\text{th j-mb}}$	Thermal resistance junction to mounting base		-	2.7	K/W
R _{th j-a}	Thermal resistance junction to ambient	SOT78 package, in free air SOT428 and SOT404 package, pcb mounted, minimum footprint	60 50	-	K/W K/W

ELECTRICAL CHARACTERISTICS

T_i= 25°C unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V; } I_D = 0.25 \text{ mA;}$ $T_i = -55 ^{\circ}\text{C}$	55 50	-	-	V V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1$ mA $T_j = 175^{\circ}C$ $T_i = -55^{\circ}C$	1.0 0.5	1.5 -	2.0	V V
R _{DS(ON)}	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_{D} = 10 \text{ A}$ $V_{GS} = 5 \text{ V}; I_{D} = 10 \text{ A}$	- - -	55 60	2.3 70 75	V mΩ mΩ
g _{fs} I _{GSS} I _{DSS}	Forward transconductance Gate source leakage current Zero gate voltage drain current	$V_{DS} = 25 \text{ V; } I_D = 10 \text{ A} \\ V_{GS} = \pm 5 \text{ V; } V_{DS} = 0 \text{ V} \\ V_{DS} = 55 \text{ V; } V_{GS} = 0 \text{ V;} \\ T_j = 175 ^{\circ}\text{C}$	5 - -	13 10 0.05	158 - 100 10 500	mΩ S nA μA μA
$\begin{bmatrix} Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \end{bmatrix}$	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 20 \text{ A}; V_{DD} = 44 \text{ V}; V_{GS} = 5 \text{ V}$		9.4 2.2 5.4		nC nC nC
$egin{array}{c} t_{ ext{d on}} \ t_{ ext{r}} \ t_{ ext{d off}} \ t_{ ext{f}} \end{array}$	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 30 \text{ V}; R_D = 1.2 \Omega;$ $R_G = 10 \Omega; V_{GS} = 5 \text{ V}$ Resistive load		7 88 25 25	15 120 40 45	ns ns ns
L _d L _d	Internal drain inductance Internal drain inductance	Measured from tab to centre of die Measured from drain lead to centre of die (SOT78 package only)		3.5 4.5	-	nH nH
L _s	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nΗ
$\begin{matrix} C_{\text{iss}} \\ C_{\text{oss}} \\ C_{\text{rss}} \end{matrix}$	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	1 1 1	466 95 71	650 135 85	pF pF pF


PHP21N06LT, PHB21N06LT PHD21N06LT


REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS


T_i = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _S	Continuous source current (body diode)		-	-	19	Α
I _{SM}	Pulsed source current (body diode)		-	-	76	Α
V_{SD}	Diode forward voltage	$I_F = 20 \text{ A}; V_{GS} = 0 \text{ V}$	•	1.2	1.5	V
t _{rr} Q _{rr}	Reverse recovery time Reverse recovery charge	$I_F = 20 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	1 1	43 94	1 1	ns nC












Philips Semiconductors Product specification


N-channel TrenchMOSTM transistor Logic level FET


PHP21N06LT, PHB21N06LT PHD21N06LT




















N-channel TrenchMOS™ transistor Logic level FET

PHP21N06LT, PHB21N06LT PHD21N06LT













Fig.15. Maximum permissible non-repetitive avalanche current (I_{AS}) versus avalanche time (t_{AV}); unclamped inductive load

 $V_{GS} = f(Q_G)$

PHP21N06LT, PHB21N06LT PHD21N06LT

MECHANICAL DATA




Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to mounting instructions for SOT78 (TO220AB) package.
- 3. Epoxy meets UL94 V0 at 1/8".

PHP21N06LT, PHB21N06LT PHD21N06LT

MECHANICAL DATA




Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- 3. Epoxy meets UL94 V0 at 1/8".


PHP21N06LT, PHB21N06LT PHD21N06LT

MOUNTING INSTRUCTIONS



PHP21N06LT, PHB21N06LT PHD21N06LT

MECHANICAL DATA




Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- 3. Epoxy meets UL94 V0 at 1/8".

MOUNTING INSTRUCTIONS

PHP21N06LT, PHB21N06LT PHD21N06LT



PHP21N06LT, PHB21N06LT PHD21N06LT

DEFINITIONS

Data sheet status		
Objective specification	This data sheet contains target or goal specifications for product development.	
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.	
Product specification	This data sheet contains final product specifications.	
Limiting values		

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

August 1999 11 Rev 1.500