




SLVS382A - JUNE 2001 - REVISED JULY 2001

# 150-mA LOW-NOISE LDO WITH IN-RUSH CURRENT CONTROL FOR USB APPLICATION

#### **FEATURES**

- 150-mA Low-Dropout Regulator
- Available in 2.5 V, 3.3 V
- Programmable Slew Rate Control
- Output Noise Typically 56 μV<sub>RMS</sub>
- Only 17 μA Quiescent Current at 150 mA
- 1 μA Quiescent Current in Standby Mode
- Dropout Voltage Typically 150 mV at 150 mA (TPS78833)
- Over Current Limitation
- −40°C to 125°C Operating Junction Temperature Range
- 5-Pin SOT-23 (DBV) Package



#### **DESCRIPTION**


The TPS78825 and TPS78833 are very small (SOT-23) package, low-noise LDOs that regulate the output voltage to 2.5 V and 3.3 V with input voltage ranging from 2.7 V to an absolute maximum of 13.5 V. These devices output 150 mA with a peak current of 350 mA (typ). The TPS788xx family uses the SR pin to program the output voltage slew rate to control the in-rush current. This is specifically used in the USB application where large load capacitance is present at start-up. The TPS788xx devices use only 17  $\mu A$  of quiescent current and exhibit only  $56\,\mu V_{RMS}$  of output voltage noise using a 10  $\mu F$  output capacitor.

The usual PNP pass transistor has been replaced by a PMOS pass element. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low, typically 150 mV at 150 mA of load current, and is directly proportional to the load current.

The TPS788xx also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to 1  $\mu$ A typical at T<sub>J</sub> = 25°C.

# QUIESCENT CURRENT VS FREE-AIR TEMPERATURE 25 VCC = 4.3 V IO = 150 mA IO = 150 mA IO = 1 mA IO =

#### **OUTPUT VOLTAGE, ENABLE VOLTAGE**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2001, Texas Instruments Incorporated

#### **AVAILABLE OPTIONS**

TJ	VOLTAGE	PACKAGE	PART N	SYMBOL	
4000 1- 40500	2.5 V	SOT-23	TPS78825DBVT†	TPS78825DBVR <sup>‡</sup>	PGZI
–40°C to 125°C	3.3 V	(DBV)	TPS78833DBVT	TPS78833DBVR	PGTI

<sup>†</sup> The DBVT indicates tape and reel of 250 parts.

## functional block diagram



#### **Terminal Functions**

TERMINAL		1/2	DECODINE					
NAME	NO.	1/0	DESCRIPTION					
EN	3	-	Active low enable					
GND	2		Regulator ground					
IN	1	_	The IN terminal is the input to the device.					
OUT	5	0	The OUT terminal is the regulated output of the device.					
SR	4	ı	The SR terminal is used to control the in-rush current.					

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Input voltage range (see Note 1)	0.3 V to 13.5 V
Voltage range at EN	$-0.3 \text{ V to V}_{\text{I}} + 0.3 \text{ V}$
Voltage on OUT	7 V
Peak output current	Internally limited
ESD rating, HBM	2 kV
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating ambient temperature range, T <sub>A</sub>	40°C to 85°C
Storage temperature range, T <sub>sta</sub>	65°C to 150°C

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

BOARD	PACKAGE	$R_{ heta JC}$	$R_{ heta JA}$	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
Low K¶	DBV	65.8°C/W	259°C/W	3.9 mW/°C	386 mW	212 mW	154 mW	
High K#	DBV	65.8°C/W	180°C/W	5.6 mW/°C	555 mW	305 mW	222 mW	

<sup>¶</sup> The JEDEC Low K (1s) board design used to derive this data was a 3 inch x 3 inch, two layer board with 2 ounce copper traces on top of the board.

# The JEDEC High K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.



<sup>‡</sup>The DBVR indicates tape and reel of 3000 parts.

NOTE 1: All voltage values are with respect to network ground terminal.

# electrical characteristics over recommended operating free-air temperature range $\overline{EN}$ = 0, $T_J$ = -40 to 125 °C, $V_I$ = $V_{O(typ)}$ + 1 V, $I_O$ = 1 mA, $C_o$ = 4.7 $\mu$ F, $C_{(SR)}$ = 0.01 $\mu$ F (unless otherwise noted)

PARAMETER	TEST CON	MIN	TYP	MAX	UNIT			
V <sub>I</sub> Input voltage (see Note 2)			2.7		10	V		
IO Continuous output current (see No		0		150	mA			
T <sub>J</sub> Operating junction temperature				-40		125	°C	
	TPS78825	T <sub>J</sub> = 25°C			2.5			
Output voltage	12576625	10 μA< I <sub>O</sub> < 150 mA, 3.	5 V < V <sub>I</sub> < 10 V	2.425		2.575	V	
Output voltage	TPS78833	T <sub>J</sub> = 25°C			3.3		V	
	11-370033	$10 \mu\text{A} < I_{\mbox{O}} < 150  \mbox{mA}, 3.$	.8 V < V <sub>I</sub> < 10 V	3.201		3.399		
Quiescent current (GND current)		10 μA< I <sub>O</sub> < 450 mA, Τ <sub>ο</sub>	J = 25°C		17		μΑ	
Quiescent current (CND current)		$10 \mu\text{A} < I_{\mbox{O}} < 150  \mbox{mA}$				28	μΛ	
Load regulation		10 μA< I <sub>O</sub> < 200 mA, Τ	J = 25°C		12		mV	
Output voltage line regulation (ΔVO/VO)		$V_{O} + 1 V < V_{I} \le 10 V, T_{I}$	J = 25°C		0.04		%/V	
(see Note 5)		$V_{O} + 1 V < V_{I} \le 10 V$			0.1	707 V		
Output noise voltage (TPS78833)	BW = 200 Hz to 100 kH $I_O$ = 150 mA, $T_J$ = 25°C, $C_O$ = 10 $\mu$ F, $C(SR)$ = 0.47 $\mu$ F		56		μVRMS			
		$R_1 = 22 \Omega$	$C_{(byp)} = 0.01 \mu F$		10			
Time, start-up (TPS78833)		$C_0 = 10  \mu F$	$C_{(byp)} = 0.1  \mu F$		50		ms	
		Tj = 25°C	$C_{(byp)} = 0.47 \mu\text{F}$		300			
Output current limit		$V_{O} = 0 V \text{ (see Note 4)}$		350	750	mA		
Standby current		EN = 0 V, 2.7 V < V <sub>I</sub> < 1	0 V		1	2	μΑ	
High level enable input voltage		2.7 V < V <sub>I</sub> < 10 V		1.7			V	
Low level enable input voltage	2.7 V < V <sub>I</sub> < 10 V			0.9	V			
Input current (EN)	EN = 0		-1		1	μΑ		
Power supply ripple rejection	TPS78833	f = 1 kHz, T <sub>J</sub> = 25°C, C <sub>O</sub> = 10 μF	$C(SL) = 0.01 \mu F,$ $I_O = 150 \text{ mA},$		70		dB	
Dropout voltage (see Note 6)	TPS78833	$I_O = 150 \text{ mA}, T_J = 25^{\circ}\text{C}$		150	-	mV		
Diopodi Voltage (See Note o)	17 07 0000	$I_0 = 150 \text{ mA}$			300	111 V		

NOTES: 2. To calculate the minimum input voltage for your maximum output current, use the following formula:  $V_I(min) = V_O(max) + V_{DO}(max load)$ 

- 3. Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.
- 4. The minimum IN operating voltage is 2.7 V or V<sub>O(typ)</sub> + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 200 mA.
- 5. If  $V_0 \le 2.5 \text{ V}$  then  $V_{lmin} = 2.7 \text{ V}$ ,  $V_{lmax} = 5.5 \text{ V}$ :

Line regulation (mV) 
$$= (\%/V) \times \frac{V_O(V_{lmax} - 2.7 V)}{100} \times 1000$$

If  $V_O > 2.5 \text{ V}$  then  $V_{Imin} = V_O + 1 \text{ V}$ ,  $V_{Imax} = 5.5 \text{ V}$ .

6. IN voltage equals V<sub>O</sub>(typ) – 100 mV

#### TYPICAL CHARACTERISTICS







Figure 8

Figure 9


Figure 7

## **TYPICAL CHARACTERISTICS**


## **OUTPUT VOLTAGE, ENABLE VOLTAGE**



# TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



# TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



#### APPLICATION INFORMATION

The TPS788xx family of low-dropout (LDO) regulators has been optimized for use in battery-operated equipment. It features extremely low dropout voltages, low output noise, low quiescent current (17  $\mu$ A typically), and enable inputs to reduce supply currents to 1  $\mu$ A when the regulator is turned off. A typical application circuit is shown in Figure 15.




Figure 15. Typical Application Circuit

## external capacitor requirements

Although not required, a 0.047-μF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS788xx, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS788xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 4.7  $\mu\text{F}$ . The ESR (equivalent series resistance) of the capacitor should be between 0.2  $\Omega$  and 10  $\Omega$ . to ensure stability. Capacitor values larger than 4.7  $\mu\text{F}$  are acceptable, and allow the use of smaller ESR values. Capacitances less than 4.7  $\mu\text{F}$  are not recommended because they require careful selection of ESR to ensure stability. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 4.7  $\mu\text{F}$  surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet the ESR requirements stated above. Multilayer ceramic capacitors may have very small equivalent series resistances and may thus require the addition of a low value series resistor to ensure stability.

#### **CAPACITOR SELECTION**

PART NO.	MFR.	VALUE	MAX ESR <sup>†</sup>	SIZE $(H \times L \times W)^{\dagger}$
T494B475K016AS	Kemet	4.7 μF	1.5 Ω	$1.9 \times 3.5 \times 2.8$
195D106x0016x2T	Sprague	10 μF	1.5 Ω	$1.3\times7.0\times2.7$
695D106x003562T	Sprague	10 μF	1.3 Ω	$2.5\times7.6\times2.5$
TPSC475K035R0600	AVX	4.7 μF	0.6 Ω	$2.6\times6.0\times3.2$

<sup>†</sup> Size is in mm. The ESR maximum resistance is in Ohms at 100 kHz and  $T_A = 25^{\circ}C$ . Contact the manufacturer for the minimum ESR values.



#### **APPLICATION INFORMATION**

# external capacitor requirements (continued)

The external bypass capacitor, used in conjunction with an internal resistor to form a low-pass filter, should be a low ESR ceramic capacitor. For example, the TPS78833 exhibits only  $56\,\mu\text{V}_{RMS}$  of output voltage noise using a 0.01  $\mu\text{F}$  ceramic bypass capacitor and a 10- $\mu\text{F}$  ceramic output capacitor. Note that the output will start up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 150-k $\Omega$  resistor and external capacitor.

## power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta,JA}}$$

Where:

T<sub>J</sub>max is the maximum allowable junction temperature.

R<sub>0,JA</sub> is the thermal resistance junction-to-ambient for the package, see the dissipation rating table.

 $T_A$  is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

# regulator protection

The TPS788xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS788xx features internal current limiting and thermal protection. During normal operation, the TPS78833 limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.

# PACKAGE OPTION ADDENDUM



6-Jul-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS78825DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGZI	Samples
TPS78825DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGZI	Samples
TPS78825DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGZI	Samples
TPS78833DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGTI	Samples
TPS78833DBVRG4	ACTIVE	SOT-23	DBV	5		TBD	Call TI	Call TI	0 to 70		Samples
TPS78833DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGTI	Samples
TPS78833DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGTI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

## PACKAGE OPTION ADDENDUM



6-Jul-2015

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Jan-2017


# TAPE AND REEL INFORMATION





A0	<u> </u>
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

All difficultions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS78825DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS78825DBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS78833DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78833DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



# PACKAGE MATERIALS INFORMATION

www.ti.com 28-Jan-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78825DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS78825DBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS78833DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS78833DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0

#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated