

**AK4132****96kHz 24bit Sample Rate Converter****1. General Description**

The AK4132 is an 2ch digital sample rate converter (SRC). It converts sample rate of the input audio source (from 8kHz to 96kHz) to 44.1kHz or 48kHz. It is possible also to convert 8kHz, 16kHz or 24kHz into 8kHz, 16kHz or 24kHz. The AK4132 has an internal oscillator and does not need any external master clocks. It contributes simplifying a system configuration. The AK4132 is suitable for the application interfacing to different sample rates such as Car Audio Systems and DVD recorders.

2. Features

- ☐ 2 channels Input/Output
- ☐ Asynchronous Sample Rate Converter
- ☐ Input Sample Rate Range (FSI): 8k ~ 96kHz
- ☐ Output Sample Rate (FSO): 44.1kHz, 48kHz (@fsi=8k~96kHz)
8kHz, 16kHz, 24kHz (@fsi=8kHz, 16kHz, 24kHz)
- ☐ Input to Output Sample Rate Ratio: FSO/FSI = 0.33 ~ 6
- ☐ THD+N: Up to -90dB
- ☐ Dynamic Range: 100dB (A-weighted, Typ.)
- ☐ I/F format: MSB justified, I²S compatible
- ☐ Oscillator for Internal Operation Clock
- ☐ Clock for Master mode: 256fso
- ☐ Power Supply: DVDD= 3.0 ~ 3.6V or 1.7 ~ 1.9V (LDO OFF Mode)
- ☐ Operating Temperature: -40 ~ +105°C
- ☐ Package: 16-pin TSSOP (0.65mm pitch)

3. Table of Contents

1. General Description	1
2. Features	1
3. Table of Contents	2
4. Block Diagram	3
5. Pin Configurations and Functions	3
■ Pin Functions	4
■ Handling of Unused Pin	4
6. Absolute Maximum Ratings	5
7. Recommended Operating Conditions	5
8. SRC Characteristics	6
9. Consumption Current	7
■ Internal Regulator (VSEL pin= "L")	7
■ External VD18 (VSEL pin= "H")	7
10. Filter Characteristics	8
■ Short Delay Sharp Roll-Off Filter Characteristics	8
11. DC Characteristics	8
12. Switching Characteristics	9
■ Clock	9
■ Audio Interface Timing	10
Reset Timing	10
■ Timing Diagram	11
13. Functional Description	14
■ Input and Output sampling rate combination	14
■ System Clock and Audio Interface Format for Input Port	14
■ System Clock for Output PORT	16
■ Audio Interface Format of the Output Port	16
■ Regulator	17
■ Power Supply	17
■ System Reset	17
■ Clock Switch Sequence	19
■ Grounding and Power Supply Decoupling	20
14. Jitter Tolerance	21
15. Recommended External Circuits	22
16. Package	23
■ Outline Dimensions	23
■ Material & Lead Finish	23
■ Marking	24
17. Ordering Guide	25
18. Revision History	25
IMPORTANT NOTICE	27

4. Block Diagram




Figure 1. AK4132 Block Diagram

5. Pin Configurations and Functions




Figure 2. Pin Layout

■ Pin Functions

No.	Pin Name	I/O	Function	PDN= "L" Status
1	ODIF	I	Audio Interface Format Select Pin for Output PORT	-
2	IDIF	I	Audio Interface Format Select Pin for Input PORT	-
3	CM	I	Output Port Mode Select Pin "H": Slave Mode "L": Master Mode	-
4	TEST	I	Test pin. Must be connected to DVSS in normal use. It has a pull-down resistor 100kΩ.	-
5	ILRCK	I	Channel Clock Input Pin for Input PORT	-
6	IBICK	I	Audio Serial Clock Input Pin for Input PORT	-
7	SDTI	I	Audio Serial Data Input Pin for Input PORT	-
8	OMCLK	I	External Master Clock Input	-
9	OLRCK	O	Channel Clock Output Pin for Output PORT in Master Mode	"L"
		I	Channel Clock Input Pin for Output PORT in Slave Mode	-
10	OBICK	O	Audio Serial Clock Output Pin for Output PORT in Master Mode	"L"
		I	Audio Serial Clock Input Pin for Output PORT in Slave Mode	-
11	SDTO	O	Audio Serial Data Output Pin for Output PORT	"L"
12	VD18	I	Internal Digital Power Supply Pin, 1.7 ~ 1.9V (VSEL= "H")	-
		O	Regulator Output Pin, Typ. 1.8V (VSEL= "L") Current must not be taken from this pin. A 10μF (±30%; including the temperature characteristics) capacitor should be connected between this pin and DVSS. When this capacitor is polarized, the positive polarity pin should be connected to the VD18 pin.	"L"
13	DVSS	-	Digital Ground Pin	-
14	DVDD	-	Digital Power Supply Pin, 3.0 ~ 3.6V or 1.7 ~ 1.9V	-
15	VSEL	I	Internal Digital Power Supply Select Pin "H": External Power Supply "L": Internal Regulator	-
16	PDN	I	Power-Down Mode Pin "H": Power Up "L": Power Down and Reset The AK4132 should be reset once by bringing PDN pin = "L" upon power-up.	-

Note 1. All input pins should not be allowed to float.

Note 2. CM, ODIF and IDIF must be changed when the PDN pin = "L".

■ Handling of Unused Pin

Classification	Pin Name	Setting
Digital	OMCLK	Connect to DVSS

6. Absolute Maximum Ratings

(DVSS=0V; [Note 3](#))

Parameter		Symbol	Min.	Max.	Unit
Power Supplies	Digital	DVDD	-0.3	4.3	V
	Internal Digital	VD18	-0.3	2.5	V
Input Current, Any Pin Except Supplies		IIN	-	±10	mA
Digital Input Voltage (Note 4)		VDIN	-0.3	DVDD+0.3	V
Ambient Temperature (Power applied) (Note 5)		Ta	-40	105	°C
Storage Temperature		Tstg	-65	150	°C

Note 3. All voltages with respect to ground.

Note 4. ILRCK, IBICK, SDTI, IDIF, PDN, TEST, OMCLK, CM, ODIF, OBICK (Slave Mode),
OLRCK (Slave Mode), VSEL pin

Note 5. PCB drawing density should be 100% or more.

WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.

7. Recommended Operating Conditions

(DVSS=0V; [Note 3](#); VSEL= "L")

Parameter		Symbol	Min.	Typ.	Max.	Unit
Power Supplies	Digital	DVDD	3.0	3.3	3.6	V

Note 3. All voltages with respect to ground.

(DVSS=0V; [Note 3](#); VSEL= "H")

Parameter		Symbol	Min.	Typ.	Max.	Unit
Power Supplies (Note 6)	Digital	DVDD	1.7	1.8	1.9	V
	Internal Digital	VD18	1.7	1.8	1.9	V
	Difference	DVDD-VD18	-	0	-	V

Note 3. All voltages with respect to ground.

Note 6. DVDD and VD18 must be connected externally.

* AKM assumes no responsibility for the usage beyond the conditions in this data sheet.

8. SRC Characteristics

(Ta= -40 ~ 105°C; DVDD= 3.0 ~ 3.6V at VSEL pin= "L" or DVDD= VD18= 1.7V ~ 1.9V at VSEL pin= "H"; DVSS= 0V; Signal Frequency= 1kHz; measurement bandwidth = 20Hz ~ FSO/2; unless otherwise specified.)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input Sample Rate	FSI	8	-	96	kHz
Output Sample Rate	FSO	44.1	-	48	kHz
Output Sample Rate (FSI: 8kHz, 16kHz, 24kHz)	FSO	8	-	24	kHz
THD+N (Input= 1kHz, 0dBFS, Note 7)					
FSO/FSI= 48kHz/48kHz		-	-101	-	dB
FSO/FSI= 48kHz/96kHz		-	-102	-	dB
FSO/FSI= 44.1kHz/96kHz		-	-101	-	dB
Worst Case (FSO/FSI=44.1kHz/32kHz)		-	-	-99	dB
Dynamic Range (Input= 1kHz, -60dBFS, Note 7)					
FSO/FSI= 48kHz/48kHz		-	101	-	dB
FSO/FSI= 48kHz/96kHz		-	102	-	dB
FSO/FSI= 44.1kHz/96kHz		-	102	-	dB
Worst Case (FSO/FSI= 44.1kHz/32kHz)		101	-	-	dB
Dynamic Range (Input= 1kHz, -60dBFS, A-weighted, Note 7)					
FSO/FSI= 48kHz/48kHz		-	104	-	dB
Ratio between Input and Output Sample Rate	FSO/FSI	0.33		6	-

Note 7. Measured by Audio Precision, System Two.

9. Consumption Current

■ Internal Regulator (VSEL pin= “L”)

(Ta= -40 ~ 105°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Current					
Normal operation:					
FSI=FSO= 48kHz at Master Mode :DVDD= 3.3V		-	6	-	mA
DVDD= 3.6V		-	-	8	mA
FSI= 96kHz, FSO= 48kHz at Master Mode :DVDD= 3.3V		-	10	-	mA
DVDD= 3.6V		-	-	12	mA
Power down: PDN = “L”(Note 8) DVDD=3.6V		-	10	100	μA

Note 8. All digital input pins including clock pins are connected to DVSS.

■ External VD18 (VSEL pin= “H”)

(Ta= -40 ~ 105°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Current					
Normal operation:					
FSI=FSO=48kHz at Master Mode:					
DVDD=VD18=1.8V		-	6	-	mA
DVDD=VD18=1.9V		-	-	8	mA
FSI=96kHz, FSO=48kHz at Master Mode:					
DVDD=VD18=1.8V		-	10	-	mA
DVDD=VD18=1.9V		-	-	12	mA
Power down: PDN = “L”(Note 9) DVDD=VD18=1.9V		-	10	100	μA

Note 9. Except the VSEL pin, all digital input pins including clock pins are connected to DVSS.

10. Filter Characteristics

■ Short Delay Sharp Roll-Off Filter Characteristics

(Ta=-40 ~ 105°C; DVDD= 3.0 ~ 3.6V at VSEL pin= "L" or DVDD= VD18= 1.7 ~ 1.9V at VSEL pin= "H"; DVSS= 0V)

Parameter		Symbol	Min.	Typ.	Max.	Unit
Digital Filter						
Passband -0.01dB	$0.985 \leq \text{FSO/FSI} \leq 6.000$	PB	0	-	0.4583FSI	kHz
	$0.714 \leq \text{FSO/FSI} < 0.985$	PB	0	-	0.4167FSI	kHz
	$0.536 \leq \text{FSO/FSI} < 0.714$	PB	0	-	0.2182FSI	kHz
	$0.492 \leq \text{FSO/FSI} < 0.536$	PB	0	-	0.2177FSI	kHz
	$0.357 \leq \text{FSO/FSI} < 0.492$	PB	0	-	0.1948FSI	kHz
	$0.246 \leq \text{FSO/FSI} < 0.357$	PB	0	-	0.0917FSI	kHz
	$0.1667 \leq \text{FSO/FSI} < 0.246$	PB	0	-	0.0826FSI	kHz
Stopband	$0.985 \leq \text{FSO/FSI} \leq 6.000$	SB	0.5417FSI	-	-	kHz
	$0.714 \leq \text{FSO/FSI} < 0.985$	SB	0.5021FSI	-	-	kHz
	$0.536 \leq \text{FSO/FSI} < 0.714$	SB	0.2974FSI	-	-	kHz
	$0.492 \leq \text{FSO/FSI} < 0.536$	SB	0.2813FSI	-	-	kHz
	$0.357 \leq \text{FSO/FSI} < 0.492$	SB	0.2604FSI	-	-	kHz
	$0.246 \leq \text{FSO/FSI} < 0.357$	SB	0.1573FSI	-	-	kHz
	$0.1667 \leq \text{FSO/FSI} < 0.246$	SB	0.1471FSI	-	-	kHz
Passband Ripple	$0.1667 \leq \text{FSO/FSI} \leq 6.000$	PR	-	-	±0.01	dB
Stopband Attenuation	$0.985 \leq \text{FSO/FSI} \leq 6.000$	SA	-92.8	-	-	dB
	$0.714 \leq \text{FSO/FSI} < 0.985$	SA	-93.5	-	-	dB
	$0.536 \leq \text{FSO/FSI} < 0.714$	SA	-94.5	-	-	dB
	$0.492 \leq \text{FSO/FSI} < 0.536$	SA	-92.9	-	-	dB
	$0.357 \leq \text{FSO/FSI} < 0.492$	SA	-92.0	-	-	dB
	$0.246 \leq \text{FSO/FSI} < 0.357$	SA	-94.4	-	-	dB
	$0.1667 \leq \text{FSO/FSI} < 0.246$	SA	-93.8	-	-	dB
Group Delay (Note 10)		GD	-	18	-	1/fs

Note 10. This value is the time from a rising edge of LRCK after L/R data is input to a rising edge of LRCK before the L/R data is output when there is no phase difference between the input and the output data.

11. DC Characteristics

(Ta= -40 ~ 105°C; DVDD= 3.0 ~ 3.6V at VSEL pin= "L" or DVDD= VD18= 1.7 ~ 1.9V at VSEL pin= "H"; DVSS= 0V)

Parameter		Symbol	Min.	Typ.	Max.	Unit
High-Level Input Voltage (Note 11)		VIH	70%DVDD	-	-	V
Low-Level Input Voltage (Note 11)		VIL	-	-	30%DVDD	V
High-Level Output Voltage (Iout= -400μA) (Note 12)		VOH	DVDD-0.4	-	-	V
Low-Level Output Voltage (Iout= 400μA) (Note 12)		VOL	-	-	0.4	V
Input Leakage Current	(Note 11, Except TEST pin)	Iin	-10	-	10	μA
	TEST pin 100kΩ Pull down		-10	-	72	μA

Note 11. ILRCK, IBICK, SDTI, IDIF, PDN, TEST, OMCLK, CM, ODIF, OBICK (Slave Mode), OLRCK (Slave Mode) and VSEL pin.

Note 12. SDTO, OBICK (Master Mode) and OLRCK (Master Mode) pin

12. Switching Characteristics

■ Clock

(Ta= -40 ~ 105°C; DVDD= 3.0 ~ 3.6V at VSEL pin= "L" or DVDD= VD18= 1.7 ~ 1.9V at VSEL pin= "H";
C_L= 20pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Master Clock Input (OMCLK)					
256 FSO :					
Frequency	fCLK	2.048	-	12.288	MHz
Pulse Width Low	tCLKL	40	-	-	ns
Pulse Width High	tCLKH	40	-	-	ns
Channel Clock for Input Port (ILRCK)					
Frequency					
Normal Speed Mode	FSIN	8	-	54	kHz
Double Speed Mode	FSID	54	-	96	kHz
Duty Cycle	dILRCK	48	50	52	%
Channel Clock for Output Port (OLRCK)					
Slave Mode					
Frequency (FSI: 8kHz~96kHz)	FSO	44.1	-	48	kHz
Frequency (FSI: 8kHz, 16kHz, 24kHz)	FSO	8	-	24	kHz
Duty Cycle	dOLRCK	48	50	52	%
Master Mode					
Frequency (FSI: 8kHz~96kHz)	FSO	44.1	-	48	kHz
Frequency (FSI: 8kHz, 16kHz, 24kHz)	FSO	8	-	24	kHz
Duty Cycle	dOLRCK	-	50	-	%

■ Audio Interface Timing

(Ta= -40 ~ 105°C; DVDD= 3.0 ~ 3.6V at VSEL pin= "L" or DVDD= VD18= 1.7 ~ 1.9V at VSEL pin="H";
C_L= 20pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Audio Interface Timing					
Input PORT					
IBICK Period Normal speed Mode	tIBCK	1/256 FSIN	-	-	ns
IBICK Period Double speed Mode	tIBCK	1/128 FSID	-	-	ns
IBICK Pulse Width Low	tIBCKL	27	-	-	ns
IBICK Pulse Width High	tIBCKH	27	-	-	ns
ILRCK Edge to IBICK "↑" (Note 13)	tILRB	15	-	-	ns
IBICK "↑" to ILRCK Edge (Note 13)	tIBLR	15	-	-	ns
SDTI Hold Time from IBICK "↑"	tISDH	15	-	-	ns
SDTI Setup Time to IBICK "↑"	tISDS	15	-	-	ns
Output PORT (Slave Mode)					
OBICK Period Normal speed Mode	tOBCK	1/256 FSO	-	-	ns
OBICK Pulse Width Low	tOBCKL	27	-	-	ns
OBICK Pulse Width High	tOBCKH	27	-	-	ns
OLRCK Edge to OBICK "↑" (Note 13)	tOLRB	20	-	-	ns
OBICK "↑" to OLRCK Edge (Note 13)	tOBLR	20	-	-	ns
OLRCK to SDTO(MSB) (Except I ² S Mode)	tOLRS	-	-	20	ns
OBICK "↓" to SDTO	tOBSD	-	-	20	ns
Output PORT (Master Mode)					
OBICK Frequency	fOBCK	-	64 FSO	-	Hz
OBICK Duty	dOBCK	-	50	-	%
OBICK "↓" to OLRCK Edge	tOMBLR	-20	-	20	ns
OBICK "↓" to SDTO	tOBSD	-20	-	20	ns
Reset Timing					
PDN Pulse Width (Note 14)	tPD	150	-	-	ns
PDN pin Pulse Width of Spike Noise Suppressed by Input Filter (Note 15)	tPDS	0	-	50	ns

Note 13. BICK rising edge must not occur at the same time as LRCK edge.

Note 14. The AK4132 can be rest by bringing the PDN pin = "L".

Note 15. Spike noise width of "L" pulse suppressed by input filter of the PDN pin.

■ Timing Diagram

Master Clock




Figure 3. OMCLK Clock Timing

Input Port Clock




Figure 4. ILRCK, IBICK Clock Timing

Input Port Timing




Figure 5. Input PORT Audio Interface Timing

Output Port Clock (Slave Mode)





Figure 6. OLRCK, OBICK Clock Timing (Slave Mode)

Output Port Timing (Slave Mode)




Figure 7. Output PORT Audio Interface Timing (Slave Mode)



Output Port Clock (Master Mode)

Figure 8. OLRCK, OBICK Clock Timing (Master Mode)


Output Port Timing (Master Mode)

Figure 9. Output PORT Audio Interface Timing (Master Mode)


Power-down Timing

Figure 10. Power Down and Reset Pulse

13. Functional Description

■ Input and Output sampling rate combination

The table below shows the possible combination of the input sampling rate and output sampling rate.

Table 1. FSI/FSO Combination

FSI [kHz]	FSO [kHz]								
	8	11.025	12	16	22.05	24	32	44.1	48
8	Y	-	-	Y	-	Y	-	Y	Y
11.025	-	-	-	-	-	-	-	Y	Y
12	-	-	-	-	-	-	-	Y	Y
16	Y	-	-	Y	-	Y	-	Y	Y
22.05	-	-	-	-	-	-	-	Y	Y
24	Y	-	-	Y	-	Y	-	Y	Y
32	-	-	-	-	-	-	-	Y	Y
44.1	-	-	-	-	-	-	-	Y	Y
48	-	-	-	-	-	-	-	Y	Y
88.2	-	-	-	-	-	-	-	Y	Y
96	-	-	-	-	-	-	-	Y	Y

Y: Available

-: Not Available

■ System Clock and Audio Interface Format for Input Port

The audio interface format is controlled by the IDIF pin. The data format is MSB first in 2's complement. The SDTI input data is clocked in on a rising edge of the IBICK. The audio interface format of the input port should be changed while the PDN pin = "L".

Table 2. Input PORT Audio Interface Format

Mode	IDIF Pin	SDTI Format	ILRCK	IBICK	IBICK Freq
0	L	24-bit, MSB justified	Input	Input	256FSI ≥ or ≥ 64FSI
1	H	24 or 16-bit, I ² S Compatible			256FSI ≥ or ≥ 64FSI
		16-bit, I ² S Compatible			32FSI (Note 16)

Note 16. When IBICK = 32FSI, only 16-bit I²S Compatible is supported.




Figure 11. Mode0 Timing (24-bit MSB)




Figure 12. Mode1 Timing (24-bit/16-bit I²S)

■ System Clock for Output PORT

The output ports work in both master mode and slave mode. In master mode, the output port is operated with OLRCK and OBICK generated from OMCLK. OLRCK and OBICK clocks are output from the OLRCK pin and OBICK pin, respectively. In slave mode, the output port is operated by input clocks from the OLRCK pin and the OBICK pin. The OMCLK pin is not used in slave mode. It must be connected to DVSS.

The CM pin selects master or slave mode.

Table 3. Output PORT Master/Slave Mode Control			
Mode	CM pin	Master / Slave	OMCLK Frequency
0	L	Master	256FSO
1	H	Slave	Not used. (Note 17)

Note 17. The OMCLK pin must be connected to DVSS in slave mode.

■ Audio Interface Format of the Output Port

The ODIF pin controls the audio interface mode of the output port. The data format is MSB first in 2's complement. The data is output on a falling edge of OBICK from the SDTO pin. The audio interface format of the output port should be changed while the PDN pin = "L".

Table 4. Output PORT Audio Interface Format				
Mode	ODIF pin	SDTO Format	OBICK (Slave)	OBICK (Master)
0	L	MSB justified	$\geq 48\text{fs}$ or 32fs	64fs
1	H	I ² S Compatible	$\geq 48\text{fs}$ or 32fs	64fs




Figure 13. Mode 0 MSB Justified Timing




Figure 14. Mode 1 I²S Compatible Timing

■ Regulator

The AK4132 has an internal regulator which suppresses the voltage to 1.8V from DVDD (3.3V). The generated 1.8V power is used as power supply for internal circuit. When over-current is flowed to the regulator output, over-current detection circuit works. When over-voltage is flowed to the regulator output, over-voltage detection circuit works. The regulator block is powered-down and the AK4132 becomes reset state when over-current detection circuit or over-voltage detection circuit is operated. The AK4132 does not return to normal operation without a reset by the PDN pin when these detection circuits are worked. When over-current or over-voltage is detected, the PDN pin should be brought into “L” at once, and should be set to “H” again to recover normal operation.

■ Power Supply

The AK4132 supports both 1.8 V and 3.3 V power supplies. Set the VSEL pin according to the power supply voltage. When using a 3.3 V power, set the VSEL pin to “L”. The internal regulator is turned ON and starts generating a 1.8 V for internal circuits from a 3.3 V power supplied to the DVDD pin by the VSEL pin = “L”. When using a 1.8 V power, set the VSEL pin to “H”. The internal regulator is turned OFF and the VD18 pin will be a power supply pin for the internal circuits. In this case, supply a 1.8 V power to both the DVDD pin and the VD18 pin.

■ System Reset

Bringing the PDN pin = “L” sets the AK4132 power-down mode and initializes the digital filters. The AK4132 should be reset once by bringing the PDN pin to “L” upon power-up. The internal SRC circuit is powered-up on an edge of ILRCK and OLRCK after a power-up period of the internal regulator (PDN pin = “H”). The data output time of the SDTO pin depends on the ILRCK and OLRCK input when the PDN pin = “H” as Figure 15 and Figure 16.

Case 1: ILRCK and OLRCK are input when the PDN pin= “H”




Figure 15. System Reset Case1

Notes:

- (1) The SDTO pin outputs “L” when the PDN pin= “L”.
- (2) The Internal regulator is powered up by bringing the PDN pin = “H” after operation clock is input. Then, SRC circuit is powered up and starts Ratio detection by ILRCK and OLRCK. SDTO is output after group delay period when Ratio detection is completed. Until then the SDTO outputs “L”. The time until SDTO output become enabled after setting the PDN pin to “H” is 25.2msec (Max.)

- (3) SDTO data output becomes enabled.
- (4) The statuses of the CM, ODIF and IDIF pins should be changed while the PDN pin= "L".

Case2: ILRCK and OLRCK are not input when the PDN pin= "H"




Figure 16. System Reset Case2

Note:

- (1) The SDTO pin output is "L" when the PDN pin= "L".
- (2) The internal regulator is powered up by PDN pin = "H" and wait for ILRCK and OLRCK.
- (3) SRC circuit is powered up and sampling frequency ratio detection starts when ILRCK and OLRCK are input. SDTO output starts after group delay period when the frequency ratio detection is completed. Until then, the SDTO output is "L". The time until SDTO output becomes enabled after ILRCK and OLRCK input is 20.2msec (Max.).
- (4) SDTO output becomes enabled.

■ Clock Switch Sequence

The AK4132 must be reset by bringing the PDN pin to “L” when changing operation clocks. Clock change sequence is shown in [Figure 17](#).




Figure 17. Clock Change Sequence

Note:

- (1) Set the PDN pin to “L”, and change clock frequencies of the IDIF pin, ODIF pin and CM pin.
- (2) The data on SDTO may cause a clicking noise.
- (3) Set the PDN pin to “H” after changing the clock of the IDIF pin, ODIF pin or CM pin.

The AK4132 has automatic internal reset function for when ILRCK or OLRCK frequency is changed. The behavior of the device when ILRCK or OLRCK frequency is changed is shown below.

- When the frequency of ILRCK at input port is changed without a reset by the PDN pin.

When the difference of internal oscillator clock number in one ILRCK cycle between before and after changing ILRCK frequency (FSO/FSI ratio should be stabilized) is more than 1/16 for 8cycles (*), an internal reset is made automatically and sampling frequency ratio detection is executed again. SDTO outputs “L” when the internal reset is made, and SRC data is output after 162/FSI(O). (FSI(O) is lower frequency between FSI and FSO.)

When the above condition (*) is not satisfied, the internal reset mentioned before will not be executed. It takes $5148/\text{FSO}$ (max. $643.5\text{ms}@ \text{FSO}=8\text{kHz}$) ([Note 18](#)) to output normal SRC data. Distorted data may be output until normal SRC output.

When ILRCK is stopped, an internal reset is executed automatically. It takes $162/\text{FSI(O)}$ to output normal SRC data after ILRCK is input again.

- When the frequency of OLRCK at output port is changed without a reset by the PDN pin

When the difference of internal oscillator clock number in one OLRCK cycle between before and after changing OLRCK frequency (FSO/FSI ratio should be stabilized) is more than 1/16 for 8cycles (*), an internal reset is made automatically and sampling frequency ratio detection is executed again. SDTO outputs "L" when the internal reset is made, and SRC data is output after 162/FSI(O).

When the above condition (*) is not satisfied, the internal reset mentioned before will not be executed. It takes 5148/FSO (max. 643.5ms@FSO=8kHz) (Note 18) to output normal SDTO data. Distorted data may be output until normal SDTO output.

When OLRCK is stopped, an internal reset is executed automatically. It takes 162/FSI(O) to output normal SDTO data after ILRCK is input again.

Note 18. When FSO/FSI ratio is changed from 1/6 to 1/5.99.

■ Grounding and Power Supply Decoupling

The AK4132 requires careful attention to power supply and grounding arrangements. Decoupling capacitors should be placed as near as possible to the supply pins.

14. Jitter Tolerance

Figure 18 shows the jitter tolerance to ILRCK and IBICK. The jitter quantity is defined by the jitter frequency and the jitter amplitude shown in Figure 18. When the jitter amplitude is 0.02U_{ipp} or less, the AK4132 operates normally regardless of the jitter frequency.




Figure 18. Jitter Tolerance

This is an evaluation result with synchronous input data to ILRCK and IBICK when jitter is added. The area (1) and (2) border is the jitter amplitude of ILRCK just before THD+N degradation starts. Please use the jitter amplitude of the area (1).

- (1) Normal Operation
- (2) There is a possibility that the output data is lost.

1UI (Unit Interval) is one cycle of IBICK. $1[\text{UIpp}] = 1/48\text{kHz} = 20.8\mu\text{sec}$ when FSI is 48kHz.

15. Recommended External Circuits

Figure 19 and Figure 20 show the system connection diagram.

- Regulator: Enable
- Output PORT: Master Mode




Figure 19. Typical Connection Diagram (Output Port: Master Mode, Regulator: Enable)

- Regulator: Disable
- Output PORT: Slave Mode





Figure 20. Typical Connection Diagram (Output Port: Slave mode, Regulator: Disable)

16. Package


■ Outline Dimensions



■ Material & Lead Finish

Package Molding Compound: Epoxy
 Lead Frame Material: Cu
 Pin Surface Treatment: Solder (Pb free) Plate

■ Marking



- 1) Pin #1 indication
- 2) Date Code: XXXY (5 digits)
XXX: Year & Week
YY: Factory Control Code
- 3) Marketing Code: 4132VT

17. Ordering Guide

AK4132VT	-40 ~ 105°C	16-pin TSSOP (0.65mm pitch)
AKD4132	Evaluation Board for AK4132	

18. Revision History

Date (Y/M/D)	Revision	Reason	Page	Contents
15/12/09	00	First Edition		
16/06/20	01	Specification Addition	1	General Description "It is possible also to convert 8kHz, 16kHz or 24kHz into 8kHz, 16kHz or 24kHz." added
			1	Features Output Sample Rate (FSO): 8kHz, 16kHz, 24kHz (@FSI: 8kHz, 16kHz, 24kHz) added. Input to Output Sample Rate Ratio: $FSO/FSI = 44.1/96 \sim 6 \rightarrow 0.33 \sim 6$
			6	SRC Characteristics "Output Sample Rate (FSI: 8kHz, 16kHz, 24kHz) min. 8kHz, max. 24kHz" added Ratio between Input and Output Sample Rate min. 44.1/96 $\rightarrow$ min. 0.33
			10	Switching Characteristics Master Clock Input (OMCLK) 256 FSO: min. 11.2896MHz $\rightarrow$ min. 2.048MHz
			10	Switching Characteristics Channel Clock for Output Port (OLRCK) Slave Mode "Frequency (FSI: 8kHz, 16kHz, 24kHz) min. 8kHz, max. 24kHz" added Master Mode Frequency (FSI: 8kHz, 16kHz, 24kHz) "min. 8kHz, max. 24kHz" added
			14	Functional Description "■ Input and Output sampling rate combination" added.
			16	■ System Clock for Output PORT The FSO column deleted from Table 3 "Output PORT Master/Slave Mode Control". (FSO has no meaning in Table 3.)
			17	■ System Reset Figure 16 LDO up & Ratio detection & GD 9.6ms $\rightarrow$ 25.2ms
			18	■ System Reset Figure 17 Ratio detection & GD 4.6ms $\rightarrow$ 20.2ms

Date (Y/M/D)	Revision	Reason	Page	Contents
16/06/20	01	Specification Addition	19	■ Clock Switch Sequence Figure 18 LDO up & Ratio detection & GD 9.6ms → 25.2 ms Description (Max. 116.7ms@FSO=44.1kHz) → (Max. 643ms@FSO=8kHz)
			20	■ Clock Switch Sequence Description (Max. 116.7ms@FSO=44.1kHz) → (Max. 643ms@FSO=8kHz)
		Error Correction	21	Jitter Tolerance 0.01UIp → 0.02UIpp
17/04/06	02	Error Correction	9	Switching Characteristics Channel Clock for Input Port (ILRCK) Frequency Double Speed Mode Max. 108kHz → 96kHz
			18	■ Clock Switch Sequence LDO Up time in Figure 16: “5ms” → “< 5ms”
		Specification Change	23	Package ■ Outline Dimensions Tolerances are narrowed down.
		Error Correction	24	Package ■ Marking ▪ Date Code: “XYYYY” → “XXXYY” ▪ “XX: Lot#” → “XXX: Year & Week” ▪ “YYY: Date Code” → “YY: Factory Control Code”
18/05/10	03	Error Correction	8	Frequency Range was modified in Filter Characteristics. ■ Short Delay Sharp Roll-Off Filter Characteristics Passband 0.324 ≤ FSO/FSI < 0.492: Max. 0.1948FSI 0.246 ≤ FSO/FSI < 0.324: Max. 0.0917FSI ↓ 0.357 ≤ FSO/FSI < 0.492: Max. 0.1948FSI 0.246 ≤ FSO/FSI < 0.357: Max. 0.0917FSI Stopband 0.324 ≤ FSO/FSI < 0.492: min. 0.2604FSI 0.246 ≤ FSO/FSI < 0.324: min. 0.1573FSI ↓ 0.357 ≤ FSO/FSI < 0.492: min. 0.2604FSI 0.246 ≤ FSO/FSI < 0.357: min. 0.1573FSI Passband Attenuation 0.324 ≤ FSO/FSI < 0.492: min. −92.0dB 0.246 ≤ FSO/FSI < 0.324: min. −94.4dB ↓ 0.357 ≤ FSO/FSI < 0.492: min. −92.0dB 0.246 ≤ FSO/FSI < 0.357: min. −94.4dB

IMPORTANT NOTICE

0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.