# High Performance Integrated Off-line Switcher with HV Startup and SenseFET

The FSL5x8 is an integrated peak-current-mode controlled pulse width modulation (PWM) power switch, specifically designed for off-line switch-mode power supplies. The PWM controller includes an advanced soft-start, frequency hopping, optimized gate driver, internal transconductance amplifier, temperature-compensated precise current source for loop compensation and enhanced self-protections circuitry as well. Compared to a discrete MOSFET and PWM controller solution, the FSL5x8 allows to reduce total cost, component count, size, and weight, while simultaneously increase efficiency, productivity, and system reliability. This device provides a basic platform for cost-effective design of both isolated and non-isolated Flyback converters.

#### **Features**

- Internal 800 V Super–Junction II Rugged MOSFET with SenseFET Technology
- Built-in HV Current Source for Start-up and V<sub>CC</sub> Regulation
- Peak-current-mode Control with Built-in Slope Compensation
- Line Compensation for Constant Maximum Over-power Limiting
- Advanced Soft-start for Low Electrical Stress
- V<sub>CC</sub> Regulation for Start-up and Protection Mode
- Pulse-by-pulse Current Limit
- FSL5x8A: 100 kHz and FSL5x8H: 130 kHz
- Line Brown-in, Brown-out Function
- Line Over-voltage Protection (LOVP)
- Fine-tunable Burst Mode Operation
- Frequency Hopping for Low EMI
- All Protections are Auto–Recovery: Brown–out, OLP, V<sub>CC</sub> OVP, AOCP, TSD, LOVP
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### **Typical Applications**

- Power Supplies for White Goods
- Industrial Auxiliary Power Supply, E-metering SMPS
- Consumer Electronics (Chargers, Set-top-boxes, TVs)



### ON Semiconductor®

www.onsemi.com






PDIP-7 CASE 626A

М

PDIP7 MINUS PIN 6 GW CASE 707AA

#### MARKING DIAGRAM



Z = Plant Code
X = 1-digit Year Code
Y = 1-digit Week Code
TT = 2-digit Die-Run Code
L5x8 = Specific Device Code
x = Device Option
y = Frequency Option
T = Package Type

= Manufacture Flow Code

### **PIN CONNECTIONS**




### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 20 of this data sheet.


### PRODUCT INFORMATION & INDICATIVE RECOMMENDED OUTPUT POWER

	Operating Junction	Operation	Output Power Table (Open Frame) (Notes 1, 2)			
Part Number	Temperature	Frequency	Current Limit (A)	Max. R <sub>DS(ON)</sub> (Ω)	230 V <sub>AC</sub> ± 15%	85 ~ 265 V <sub>AC</sub>
FSL518H	−40 ~ 125°C	130 kHz	0.46	8.0	15 W	12 W
FSL538H	−40 ~ 125°C	130 kHz	0.66	4.3	21 W	17 W
FSL518A	−40 ~ 125°C	100 kHz	0.61	8.0	17 W	14 W
FSL538A	−40 ~ 125°C	100 kHz	0.86	4.3	25 W	20 W

- 1. The junction temperature can limit the maximum output power.
- 2. Maximum practical continuous power in an open-frame design at 50°C ambient.



(a) Isolated Opto-coupler Feedback (Line detection enable)



(b) Non-isolated Direct Feedback (Line detection disable)

Figure 1. Application Schematic - Isolated or Non-isolated Flyback Converter




Figure 2. Internal Block Diagram

### PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Pin Function	Description
1	GND	Ground	Ground reference of the controller.
2	V <sub>CC</sub>	Power Supply	This pin is the positive supply input, which provides the internal operating current for both startup and steady–state operation.
3	FB	Feedback	This pin is connected to input of built–in transconductance amplifier for regulating output voltage of the power converter. If transconductance amplifier is not used, connect FB to GND.
4	COMP	Feedback–Loop Compensation	Control-loop compensation. For opto-coupler feedback, connect COMP to opto coupler directly.
5	LINE	Brown in/out, LOVP, Burst-Mode Setting	For line detection(Line OVP, Brown in/out), this pin needs to be connected to the high-voltage DC link through voltage divider. And it's also multiple-function pin for Burst Mode adjustment.
7,8	Drain	MOSFET Drain	High–voltage power MOSFET drain connection. In addition, during startup and protection mode, the internal high–voltage current source supplies internal bias and charges the external capacitor connected to the $V_{\rm CC}$ pin.

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Maximum Drain Pin Voltage	V <sub>DS</sub>	-0.3 to 800	V
Maximum V <sub>CC</sub> Pin Voltage	V <sub>CC</sub>	-0.3 to +26	V
Feedback Pin Voltage	V <sub>FB</sub>	-0.3 to +5.0	V
Compensation Pin Voltage	V <sub>COMP</sub>	-0.3 to +5.0	V
Line-detection Pin Voltage	V <sub>LINE</sub>	–0.3 to V <sub>CC</sub>	V
Maximum Drain Pin Pulsed Current (Note 3) FSL518H/A FSL538H/A	I <sub>D-PULSE</sub>	2.1 2.8	A
Maximum Single Pulse Avalanche Energy (Note 4) FSL518H/A FSL538H/A	Eas	2 18	mJ
Maximum Total Power Dissipation (PDIP-7 & PDIP7 MINUS PIN 6 GW) FSL518H/A & FSL538H/A	P <sub>D</sub>	1.25	W
Maximum Junction Temperature (Note 5)	TJ	150	°C
Operating Junction Temperature (Note 6)	TJ	-40 to +125	°C
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C
ESD Capability HBM, JESD22–A114 ESD Capability HBM, JESD22–A114 (Except Drain pin)		1600 3000	V
ESD Capability CDM, JESD22-C101		1000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

3. Repetitive peak switching current when the inductive load is assumed: Limited by maximum duty and junction temperature.

- 4. L=45mH, starting  $T_J = 25^{\circ}C$ .
- 5. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics
- 6. Junction temperature can limit maximum output power of power converter controlled by the device.

### THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, PDIP7 MINUS PIN 6 GW and PDIP-7 Thermal Resistance, Junction-to-Air (Note 7)			°C/W
FSL518H/A & FSL538H/A Thermal Reference, Junction-to-Lead (Note 7)	$R_{ heta JA}$	100	
FSL518H/A & FSL538H/A	$R_{\psiJL}$	18	

<sup>7.</sup> JEDEC recommended environment, JESD51-2, and test board, JESD51-3, with minimum land pattern.

### **ELECTRICAL CHARACTERISTICS**

 $T_J$  = -40 to +125°C and  $V_{CC}$  = 14 V unless otherwise specified.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
SenseFET Section						
MOSFET Peak Current Limit	T <sub>J</sub> = 25°C, Duty = 60% di/dt = 100 mA/μs FSL518H di/dt = 100 mA/μs FSL518A di/dt = 143 mA/μs FSL538H di/dt = 143 mA/μs FSL538A	I <sub>LIM</sub>	428 560 614 790	460 610 660 860	492 660 706 930	mA
Drain-to-Source On-State Resistance	MOSFET ON, T <sub>J</sub> = 25°C FSL518H/A, I <sub>DRAIN</sub> = 0.46 A FSL538H/A, I <sub>DRAIN</sub> = 0.66 A	R <sub>DS(ON)</sub>		6 3.6	8.0 4.3	Ω
Output Capacitance	$\begin{aligned} \text{VDS} &= 480 \text{ V, V}_{\text{GS}} = 0 \text{ V, f} = 1 \text{ MHz,} \\ \text{T}_{\text{J}} &= 25^{\circ}\text{C} \\ \text{FSL518H/A} \\ \text{FSL538H/A} \end{aligned}$	C <sub>OSS</sub>		38 5		pF

**ELECTRICAL CHARACTERISTICS** (continued)  $T_J = -40$  to +125°C and  $V_{CC} = 14$  V unless otherwise specified.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Effective Output Capacitance	$\label{eq:VDS} \begin{split} \text{VDS} = 0 \text{ to } 480 \text{ V, V}_{\text{GS}} = 0 \text{ V, T}_{\text{J}} = 25^{\circ}\text{C} \\ \text{FSL518H/A} \\ \text{FSL538H/A} \end{split}$	C <sub>OSS(eff)</sub>		31 40		pF
Drain-voltage Rise Time (Note 8)	MOSFET turn off, $V_{DRAIN}$ = 40 V to 360 V, FSL518H/A, $I_{DRAIN}$ = 0.4 A FSL538H/A, $I_{DRAIN}$ = 0.6 A	t <sub>r</sub>		26 35		ns
Drain-voltage Fall Time (Note 8)	MOSFET turn on, $V_{DRAIN}$ = 360 V to 40 V, FSL518H/A, $I_{DRAIN}$ = 0.4 A FSL538H/A, $I_{DRAIN}$ = 0.6 A	t <sub>f</sub>		34 30		ns
Drain to Source Brakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 1 \text{ mA, } T_J = 25^{\circ}\text{C}$	BV <sub>DSS</sub>	800			V
Zero Gate Voltage Drain Current	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 25^{\circ}\text{C}$ $V_{DS} = 640 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}$	I <sub>DSS</sub>			25 250	μΑ
V <sub>CC</sub> Section						
Controller Turn-on Threshold Voltage	Voltage Increasing	V <sub>CC-START</sub>	15	16	17	V
Under-voltage Lockout Thresold Voltage	Voltage Decreasing	V <sub>CC-STOP</sub>	7	8	9	V
V <sub>CC</sub> Regulation Voltage	During Start-up and Protection	V <sub>CC-HVREG</sub>	9	10	11	V
Restart Time in Protection Mode (Note 9)		t <sub>AR</sub>		800		ms
Built-in Soft-start Time		t <sub>SS</sub>	7	10	13	ms
Oscillation Section						
Switching Frequency	V <sub>CC</sub> = 14 V, V <sub>COMP</sub> = 3.6 V, T <sub>J</sub> = 25°C FSL5x8H FSL5x8A	f <sub>S</sub>	122 94	130 100	138 106	kHz
Switching Frequency Variation	T <sub>J</sub> = -40 ~ 125°C	$\Delta f_{S}$		±5	±10	%
Frequency Modulation Range	V <sub>COMP</sub> = 3.6 V	f <sub>M</sub>		±6.5		kHz
Frequency Modulation Period	V <sub>COMP</sub> = 3.6 V	T <sub>FM</sub>		3.2		ms
Green-Mode Entry Frequency	V <sub>COMP</sub> = 1.4 V FSL5x8H FSL5x8A	f <sub>N</sub>		115 89		kHz
Green-Mode Ending Frequency	V <sub>COMP</sub> = 0.4 V	f <sub>G</sub>	22	25	28	kHz
Frequency-limiting Voltage (Note 9)		V <sub>COMP-S</sub>	3.4	3.6	3.8	V
Green-Mode Entry FB Voltage (Note 9)		V <sub>COMP-N</sub>	1.2	1.4	1.6	V
Green-Mode Ending FB Voltage (Note 9)		V <sub>COMP-G</sub>	0.35	0.4	0.45	V
Burst-Mode Section						
COMP-pin Threshold Voltage for Entering Burst Mode when Line Detection is Enabled	VLINE IN VLINE-SETO during tSET VLINE IN VLINE-SET1 during tSET VLINE IN VLINE-SET2 during tSET	V <sub>BURL</sub>	0.35 0.45 0.55	0.4 0.5 0.6	0.45 0.55 0.65	V
COMP-pin Threshold Voltage for Entering Burst Mode when Line Detection is Disabled	- 0.9 V < V <sub>LINE</sub> < 1.2 V 1.2 V < V <sub>LINE</sub> < 3.6 V 0.4 AV-BURST × VLINE		LINE	V		
COMP-pin Threshold Voltage for Leaving Burst Mode		V <sub>BURH</sub>	V <sub>BURL</sub> + 0.1		V	
Control Section						_
Maximum Duty Ratio	V <sub>COMP</sub> = 3.6 V	D <sub>MAX</sub>	68	75	82	%
COMP-pin Output High Voltage	COMP Pin Open	V <sub>COMP</sub> -		5		V

**ELECTRICAL CHARACTERISTICS** (continued)  $T_J = -40$  to +125°C and  $V_{CC} = 14$  V unless otherwise specified.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
COMP-pin Sourcing Current		I <sub>COMP</sub>	70	100	125	μΑ
Transconductance of Internal Error Amplifier		G <sub>M</sub>		300		μS
Current–sourcing capability of Internal Error Amplifier	V <sub>FB</sub> = V <sub>REF</sub> – 1 V	I <sub>GM-SOURCE</sub>	60	90	120	μΑ
Current–sinking capability of Internal Error Amplifier	V <sub>FB</sub> = V <sub>REF</sub> + 1 V	I <sub>GM-SINK</sub>	-60	-90	-120	μΑ
Reference Voltage to Regulate FB-pin Voltage		$V_{REF}$	2.45	2.5	2.55	V
Leading-edge Blanking Time of Internal SenseFET Current Signal (Note 9)		t <sub>LEB</sub>		250		ns
Propagation Delay of Turning-off Power MOSFET (Note 9)		t <sub>PD</sub>		100		ns
LINE Section						
Threshold to Enable Line Detection by Initial Voltage on LINE Pin before $V_{CC}$ is charged to $V_{CC-START}$	V <sub>LINE</sub> > V <sub>LINE</sub> -DET	V <sub>LINE-DET</sub>	0.15			V
Threshold to Enable Linear Burst Level Adjustment by Initial Voltage on LINE Pin before $V_{\rm CC}$ is charged to $V_{\rm CC-START}$	V <sub>LINE</sub> < V <sub>LINE</sub> -ADJ	V <sub>LINE</sub> -ADJ			0.05	V
Time Duration for Setting Burst–mode Level when Line Detection is Enabled (Note 9)		tSET		100		μs
LINE-pin sourcing current for Detecting burst-setting zener voltage during t <sub>SET</sub>	During t <sub>SET</sub> , V <sub>CC</sub> = 15 V, V <sub>LINE</sub> = 10 V	I <sub>SET</sub>	1.6	2.7	3.8	mA
Burst–setting Zener Voltage for Choosing Burst–mode Level 0	During t <sub>SET</sub>	V <sub>LINE-SET0</sub>	12.4			V
Burst–setting Zener Voltage for Choosing Burst–mode Level 1	During t <sub>SET</sub>	V <sub>LINE-SET1</sub>	9.3		10.6	V
Burst–setting Zener Voltage for Choosing Burst–mode Level 2	During t <sub>SET</sub>	V <sub>LINE-SET2</sub>			7.9	V
LINE-pin Sourcing Current for Setting Burst-mode Level When Line Detection is Disabled	V <sub>LINE</sub> = 0 V before V <sub>CC</sub> is charged to V <sub>CC</sub> -START	I <sub>BURST</sub>	9.4	10	10.6	μΑ
Line-pin Voltage to Burst-mode Level Attenuation when Line Detection is Dis- abled (Note 9)		A <sub>V-BURST</sub>		1/3		V/V
Protections: Over-Voltage Protection (	OVP)					
Over-Voltage Protection for V <sub>CC</sub> pin		V <sub>CC-OVP</sub>	23.0	24.5	26.0	V
Delay time for OVP (Note 9)		t <sub>D-OVP</sub>		6.0		μs
Protections: Over-Load Protection (OL	P)					
OLP-Triggering Threshold Voltage on COMP Pin		V <sub>OLP</sub>	3.3	3.6	3.9	V
Deley Time of OLP	COMP > V <sub>OLP</sub> after Soft–start Time	t <sub>D-OLP</sub>	30	60	90	ms
Abnormal Over–Current Protection (AC	OCP)					
AOCP Monitoring duration after t <sub>LEB</sub> (Note 9)		t <sub>AOCP</sub>		150		ns
Threshold Drain Current for Triggering AOCP (Note 9)		I <sub>AOCP</sub>		I <sub>LIM</sub>		mA
	· · · · · · · · · · · · · · · · · · ·					

### **ELECTRICAL CHARACTERISTICS** (continued)

 $T_J$  = -40 to +125°C and  $V_{CC}$  = 14 V unless otherwise specified.

	Test Conditions	Symbol	Min	Тур	Max	Unit
Number of pulse for AOCP to skip switching operation for N <sub>AOCP-HALT</sub> times (Not		N <sub>AOCP-TRIG</sub>		2		times
Number of skipped pulses after N <sub>AOCP-</sub> TRIG is satisfied (Note 9)	See Figure 29	N <sub>AOCP-HALT</sub>		7		times
Times of satisfying N <sub>AOCP-TRIG</sub> to trigge auto-restart procedure (Note 9)	See Figure 29	N <sub>AOCP</sub> COUNT		3		times
Protections: Line Detection (BI, BO, L	OVP)					
Brown-out (BO) Threshold Voltage on LINE Pin		V <sub>LINE-BO</sub>	0.80	0.85	0.90	V
Brown–in (BI) Threshold Voltage on LINE Pin		V <sub>LINE-BI</sub>	0.95	1	1.05	V
Hysteresis between BI and BO	V <sub>LINE-BI</sub> – V <sub>LINE-BO</sub>	ΔV <sub>LINE</sub> BIBO	0.09	0.15	0.21	V
Brown-out Delay Time (Note 9)		t <sub>BO</sub>		100		ms
Line-input Over-voltage Protection (LOVP) Triggering Level		V <sub>LINE-OVP</sub>	4.3	4.5	4.7	V
Recovering Level for LOVP		V <sub>LINE-OVP-</sub> RECOVER	4.2	4.4	4.6	V
Hysteresis of Triggering and Recovering of LOVP	V <sub>LINE-OVP</sub> - V <sub>LINE-OVP-RECOVER</sub>	$\Delta V_{LINE-OVP}$	0.05	0.1	0.15	V
LOVP Delay Time (Note 9)		t <sub>LINE-OVP</sub>		2		μS
Protections: Thermal Shutdown						
Junction Temperature to Trigger Therma Shutdown (Note 9)		T <sub>SD</sub>		147		°C
Junction Temperature for Resuming from Thermal Shutdown (Note 9)		T <sub>RECOVER</sub>		95		°C
Total Device Section						
Operating Supply Current, (Control Part in Burst Mode)	$V_{COMP} = 0 \text{ V}, V_{DRAIN} = 12 \text{ V},$ $R_{DRAIN} = 500 \Omega$	I <sub>OP1</sub>		0.9	1.2	mA
Operating Supply Current	V <sub>COMP</sub> = 3.2 V, V <sub>DRAIN</sub> = 12 V	I <sub>OP2</sub>		1.7	2.0	mA
V <sub>CC</sub> -pin current at startup condition	V <sub>CC</sub> = 14.9 V, V <sub>COMP</sub> = 3.6 V (Before V <sub>CC</sub> Reaches V <sub>CC-START</sub> )	I <sub>START</sub>		170	200	μΑ
Startup Charging Current (JFET saturation current)	V <sub>CC</sub> = 0 V, V <sub>DRAIN</sub> = 40 V	Існ	1.4	4	TBD	mA
Minimum DRAIN-pin Voltage to Start Operation (Note 10)	$V_{CC} = V_{COMP} = 0 V$	V <sub>START</sub>			40	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Evaluated in the typical flyback application board, T<sub>A</sub> = 25°C
 This parameter is not tested in production, but verified by design/characterization.
 It is guaranteed that I<sub>CH</sub> can charge V<sub>CC</sub> up to V<sub>CC-START</sub> if drain-pin voltage is higher than V<sub>START</sub>.




Figure 3. V<sub>CC-START</sub> vs. Temperature




Figure 5. V<sub>CC-HVREG</sub> vs. Temperature




Figure 7. FSL5x8H I<sub>OP1</sub> vs. Temperature




Figure 4. V<sub>CC-STOP</sub> vs. Temperature




Figure 6. I<sub>CH</sub> vs. Temperature




Figure 8. FSL5x8H I<sub>OP2</sub> vs. Temperature




Figure 9. FSL5x8A I<sub>OP1</sub> vs. Temperature




Figure 11. FSL5x8H f<sub>s</sub> vs. Temperature




Figure 13. FSL518H  $I_{LIM}$  (Normalized to 25°C) vs. Temperature




Figure 10. FSL5x8A  $I_{OP2}$  vs. Temperature




Figure 12. FSL5x8A f<sub>s</sub> vs. Temperature




Figure 14. FSL518A  $I_{LIM}$  (Normalized to 25°C) vs. Temperature




Figure 15. FSL538H  $I_{LIM}$  (Normalized to 25°C) vs. Temperature




Figure 16. FSL538A  $I_{LIM}$  (Normalized to 25°C) vs. Temperature




Figure 17. I<sub>COMP</sub> vs. Temperature




Figure 18. G<sub>M</sub> vs. Temperature




Figure 19. I<sub>GM</sub> vs. Temperature




Figure 20. V<sub>REF</sub> vs. Temperature




Figure 21.  $V_{BURL}$  vs. Temperature




Figure 23. V<sub>LINE-OVP</sub> vs. Temperature




Figure 25. FSL518H/A  $R_{DS(ON)}$  vs. Temperature




Figure 22. V<sub>BURH</sub> vs. Temperature




Figure 24.  $I_{\text{BURST}}$  vs. Temperature




Figure 26. FSL538H/A R<sub>DS(ON)</sub> vs. Temperature




Figure 27. FSL518H/A C<sub>OSS</sub> vs. V<sub>DRAIN</sub>




Figure 29. FSL518H/A Safe Operating Range




Figure 31. FSL518H/A  $BV_{DSS}$  vs. Temperature




Figure 28. FSL538H/A C<sub>OSS</sub> vs. V<sub>DRAIN</sub>




Figure 30. FSL518H/A Safe Operating Range




Figure 32. FSL538H/A BV<sub>DSS</sub> vs. Temperature




Figure 33. FSL5x8H/A Power Dissipation vs. Temperature

### APPLICATION INFORMATION

### HV Current Source for $V_{CC}$ Start up and $V_{CC}$ Regulation

An internal current source utilizes voltage on DRAIN pin to charge capacitor on  $V_{CC}$  pin. This current source is actived for both  $V_{CC}$  start—up and provide operating current when  $V_{CC}$  is lower than  $V_{CC-HVREG}$ . Thanks to  $V_{CC}$  start—up function, no external start—up circuitry is needed. The start—up current source is disabled when  $V_{CC}$  voltage is charged to  $V_{CC-START}$ .

 $V_{CC}$  regulation also helps avoiding start—up failure during soft—start and keeps FSL5x8 operating for counting auto—restart delay time ( $t_{AR}$ ) in protection mode, as illustrated in Figure 34. It also enables the use of smaller capacitance for  $V_{CC}$  biasing. The  $V_{CC}$  regulation is not functional when the external bias is higher than  $V_{CC-HVREG}$ .




Figure 34.  $V_{CC}$  Start Up and  $V_{CC}$  Regulation

## Initial Setting for Line Detection and Adjusting Burst-Mode Operation

LINE pin is used for both input-voltage detection and burst-mode setting. When a voltage divider connects input bulk capacitor to LINE pin, a zener diode connected to LINE pin can be used to set level of burst-mode operation. If there is no voltage divider, the line-detection function is disabled and burst-mode operation level is set linearly by simply connecting a resistor between LINE pin and GND pin. In order to avoid interference from switching noise, connecting a ceramic capacitor to LINE pin is recommended.

When line detection is enabled, voltage on LINE pin is monitored to offer brown-in (BI), brown-out (BO), and line over-voltage protections (LOVP).

When line detection is disabled, burst–mode operation can be settled by an external resister connecting between LINE and GND pins. With  $I_{BURST}$ ,  $V_{LINE}$  reflects resistance of the external resistor. FSL5x8 adjusts burst–mode operation threshold based on real–time  $V_{LINE}$  level.




Figure 35. Architecture of LINE-pin Setting

### **BURST THRESHOLD SETTING TABLE**

	Line Detection Enable/Disable	V <sub>LINE</sub> (V)	V <sub>BURH</sub> /V <sub>BURL</sub> (V)
Arabitactura A	Enoble	12.4 V < V <sub>Z</sub>	0.5/0.4
Architecture A	Enable	9.3 V < V <sub>Z</sub> < 10.6 V	0.6/0.5
		V <sub>Z</sub> < 7.9 V	0.7/0.6
Analista atuma D	Disable	$0.9 \text{ V} < I_{\text{BURST}} \times R_{\text{BURST}} < 1.2 \text{ V}$	0.5/0.4
Architecture B	Disable	1.2 V < I <sub>BURST</sub> × R <sub>BURST</sub> < 3.6 V	$\begin{aligned} A_{V-BURST} \times (I_{BURST} \times R_{BURST}) + 0.1 \\ /A_{V-BURST} \times (I_{BURST} \times R_{BURST}) \end{aligned}$

# Initial Setting for Configuration of Feedback Regulation

Being simultaneous to the initial setting of LINE-pin functions, configuration of feedback regulation is also decided based on peripheral circuitry to FB pin. If a voltage divider is connected to FB pin, the IC will then do output regulation by regulating voltage on FB pin through internal transconductance error amplifier.

In the case that external error amplifier is used for output regulation, simply connect FB pin to GND pin. The external output regulation circuitry then sinks current with value around  $I_{COMP}$  (100  $\mu A)$  from COMP pin to adjust duty cycle of PWM operation.




Figure 36. Isolated vs. Non-Isolated Application

### **Advanced Soft-Start Operation**

After  $V_{CC}$  is charged to  $V_{CC-START}$  and all settings about LINE-pin and FB-pin functions are done, switching operation can be initiated with a soft-start period. The typical soft-start time is 10 ms. During soft-start period,

both drain current and switching frequency limits are settled to their target value gradually. Thus, rising waveform of output voltage will be smooth and stresses on semiconductor devices will be under control.




Figure 37. Soft-Start Operation

### **Main Control Frequency Reduction**

Operating frequency of switching operation is modulated by COMP-pin voltage,  $V_{COMP}$ . When  $V_{COMP}$  drops, operating frequency will also decrease. That help to reduce switching losses and improve light-load efficiency. The operating frequency will not be decreased below 22–kHz so acoustic noise can be avoided.

#### **PWM Control**

The FSL5x8 applies peak-current mode pulse-width modulation (PWM) to regulate output of power converters.

Duty cycle of PWM signal is based on COMP-pin voltage and drain current of power MOSFET. The COMP-pin voltage can be controlled by either built-in error amplifier or external current-sinking elements such as opto coupler or operational amplifier.

### **Slope Compensation**

Built-in slope compensation is added into the PWM procedure when duty cycle is higher than 45%. It helps to avoid sub-harmonic oscillation of peak-current control.




Figure 38. Slope Compensation

### **Burst Mode Operation**

As loading of the power converter decreases,  $V_{COMP}$  decreases, thus reducing switching frequency of the oscillator. When minimum operating frequency is reached, to further reduce delivered output power, the device goes

into burst mode. In burst mode, switching operation is halted when  $V_{COMP}$  is lower than  $V_{BURL}$  and resumed when  $V_{COMP}$  is higher than  $V_{BURH}$ . By skipping un–needed switching cycles, the FSL5x8 drastically reduced the power wasted during light load conditions.




Figure 39. Burst-Mode Behavior

 $V_{BURL}$  and  $V_{BURH}$  can be adjusted through LINE-pin connection as mentioned in "Initial Setting for Line Detection" section. It is provided for tuning light load efficiency and acoustic noise. By adjusting  $V_{BURL}$ , minimum peak value of drain current of each switching cycle is adjusted as described in Equation 1.

$$I_{\text{DRAIN.PEAK.BURL}} = \frac{V_{\text{BURL}}}{4 \cdot 0.6} \cdot I_{\text{LIM}} \tag{eq. 1}$$

### **Line Compensation**

Propagation delay in turning off power MOSFET makes drain current exceed current limit by an amount that related to slope of drain current. The device adjusts its internal current–limit reference voltage according to duty cycle to compensate the effect of propagation delay. As a result, the delivered output power is kept under control across different input voltage conditions.

### Protections Over Load Protection (OLP)

Figure 40 shows the timing chart of triggering OLP.  $V_{COMP}$  will be pulled higher than  $V_{OLP}$  when drain current hits current limit and switching frequency operates at its highest range. If the condition continues for  $t_{D-OLP}$ , OLP will be triggered.

The figure also shows typical protection mode behavior of the IC. Switching operation is stopped when protection is triggered.  $V_{CC}$  is then supplied by  $V_{CC}$  regulation for a time period  $t_{AR}$  to hinder the IC from restart. The  $t_{AR}$  can extend restart time to reduce average power dissipation when fault condition is still present. After  $t_{AR}$ ,  $V_{CC}$  drops to  $V_{CC-STOP}$  to reset and restart the controller.




Figure 40. Timing Chart of OLP

### **Over Voltage Protection (OVP)**

A malfunction of voltage–feedback circuitry could result in excessive energy delivered to output by the power converter. Output voltage and  $V_{CC}$  would increase under such conditions.

When When  $V_{CC}$  rises above  $V_{CC-OVP}$  protection will be triggered after short delay time,  $t_{D-OVP}$ 




Figure 41. Timing Chart of OVP

### **Abnormal Over-Current Protection (AOCP)**

When the secondary-side rectifier diodes or the transformer windings are shorted, a steep drain current with extremely high di/dt will flow through the MOSFET during the minimum turn-on time. In that condition, each switching cycle makes very high current stress to power MOSFET. The controller monitors current-sense signal within a

limited leading–edge time duration  $t_{LEB} + t_{AOCP}$  of each switching cycle. If current–sensing signal exceeds current limit for a few consecutive switching cycles,  $N_{AOCP-TRIG}$ , GATE signal will stop switching for number of pulses,  $N_{AOCP-HALT}$ . If the faulty condition is met for three times,  $N_{AOCP-COUNT}$ , the controller goes into protection mode.




Figure 42. Timing Chart of AOCP

### Brown In/Out (BI/BO) and Line Over-Voltage Protection (LOVP)

When voltage divider is connected between LINE pin and input bulk capacitor, line–detection function is enabled and  $V_{LINE}$  reflects peak of AC input voltage. If  $V_{LINE}$  is below  $V_{LINE-BI}$  after initial setting, switching operation will not be initiated until  $V_{LINE}$  reaches  $V_{LINE-BI}$ . If  $V_{LINE}$  is lower

than  $V_{LINE-BO}$  for  $t_{BO}$  during normal operation, brown—out will be triggered and the controller will go into protection mode. If  $V_{LINE}$  is higher than  $V_{LINE-OVP}$ , switching operation is halted until  $V_{LINE}$  drops down below  $V_{LINE-OVP-RECOVER}$ . Both recovering from LOVP or after BI, the controller performs a soft start sequence.




Figure 43. LOVP, Brown-out and Brown-in Behavior

### Thermal Shutdown (TSD)

Since SenseFET and controller are integrated on the same package, it is easier for the controller to detect temperature inside the package of the controller. When junction temperature exceeds shut—down temperature,  $T_{SD}$ , thermal shutdown is activated. The controller will go into protection mode after thermal shutdown. If temperature is not lower than  $T_{RECOVER}$ , switching operation will not be resumed.





Figure 44. Timing Chart of TSD

### **ORDERING INFORMATION**

Device	Current Limit (A)	$R_{DS.ON,max}\left(\Omega\right)$	Package	Shipping
FSL518HPG	0.46	8.0	PDIP-7 (Pb-Free)	Tube
FSL518HPLR2G	0.46	8.0	PDIP7 MINUS PIN 6 GW (Pb-Free)	Tape & Reel
FSL518APG	0.61	8.0	PDIP-7 (Pb-Free)	Tube
FSL518ALR2G	0.61	8.0	PDIP7 MINUS PIN 6 GW (Pb-Free)	Tape & Reel
FSL538HPG	0.66	4.3	PDIP-7 (Pb-Free)	Tube
FSL538HPLR2G	0.66	4.3	PDIP7 MINUS PIN 6 GW (Pb-Free)	Tape & Reel
FSL538APG	0.86	4.3	PDIP-7 (Pb-Free)	Tube
FSL538ALR2G	0.86	4.3	PDIP7 MINUS PIN 6 GW (Pb-Free)	Tape & Reel


### PACKAGE DIMENSIONS


### PDIP7 MINUS PIN 6 GW CASE 707AA ISSUE O




#### PACKAGE DIMENSIONS

### PDIP-7 (PDIP-8 LESS PIN 6) CASE 626A **ISSUE C**





NOTE 5



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
  DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH
  OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE
  NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
- DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
- DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
  PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060	TYP	1.52	TYP
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54	BSC
eВ		0.430		10.92
Ĺ	0.115	0.150	2.92	3.81
М		10°		10°
M		10°		10°

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

0 FSL538HR/D