

SCBS144P-MAY 1992-REVISED NOVEMBER 2006

FEATURES

- Members of the Texas Instruments Widebus™ **Family**
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- **Support Unregulated Battery Operation Down** to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54LVTH16373...WD PACKAGE SN74LVTH16373... DGG OR DL PACKAGE (TOP VIEW)

| 1 <u>0E</u> [| $ _{1}$ | 48 |] 1LE |
|-------------------|---------|----|-------------------|
| 1Q1 [| 2 | 47 |] 1D1 |
| 1Q2 [| 3 | 46 |] 1D2 |
| GND [| 4 | 45 | GND |
| 1Q3 [| 5 | 44 |] 1D3 |
| 1Q4 [| 6 | 43 |] 1D4 |
| V _{CC} [| 7 | 42 |] v _{cc} |
| 1Q5 [| 8 | 41 |] 1D5 |
| 1Q6 [| 9 | 40 |] 1D6 |
| GND [| 10 | 39 | GND |
| 1Q7 [| 11 | 38 |] 1D7 |
| 1Q8 [| 12 | 37 |] 1D8 |
| 2Q1 [| 13 | 36 | 2D1 |
| 2Q2 [| 14 | 35 | 2D2 |
| GND [| 15 | 34 | GND |
| 2Q3 [| 16 | 33 |] 2D3 |
| 2Q4 [| 17 | 32 |] 2D4 |
| V _{CC} [| 18 | 31 |] v _{cc} |
| 2Q5 [| 19 | 30 |] 2D5 |
| 2Q6 [| 20 | 29 |] 2D6 |
| GND [| 21 | 28 | GND |
| 2Q7 [| 22 | 27 |] 2D7 |
| 2Q8 [| 23 | 26 |] 2D8 |
| 20E | 24 | 25 |] 2LE |
| | ı | | I |

DESCRIPTION/ORDERING INFORMATION

The 'LVTH16373 devices are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

ORDERING INFORMATION

| T _A | PACKAGI | <u>=</u> (1) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------------------|--------------|-----------------------|------------------|
| | FBGA – GRD | Reel of 1000 | SN74LVTH16373GRDR | - LL373 |
| | FBGA – ZRD (Pb-free) | Reel of 1000 | SN74LVTH16373ZRDR | LL3/3 |
| | | Tube of 25 | SN74LVTH16373DL | |
| | SSOP – DL | | SN74LVTH16373DLG4 | LVT140270 |
| –40°C to 85°C | 550P - DL | Reel of 1000 | SN74LVTH16373DLR | LVTH16373 |
| | | | SN74LVTH16373DLRG4 | |
| | TSSOP - DGG | Reel of 2000 | SN74LVTH16373DGGR | LVTH16373 |
| | VFBGA – GQL | Dool of 1000 | SN74LVTH16373GQLR | 11.272 |
| | VFBGA – ZQL (Pb-free) | Reel of 1000 | SN74LVTH16373ZQLR | - LL373 |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCBS144P-MAY 1992-REVISED NOVEMBER 2006



ORDERING INFORMATION (continued)

| T _A | PACKAGE | (1) | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|----------------|----------|------|-----------------------|-----------------------|--|
| –55°C to 125°C | CFP – WD | Tube | SNJ54LVTH16373WD | CN 1541 \/TH46272\\/D | |
| -55 C to 125 C | CFF - WD | | 5962-9681001QXA | SNJ54LVTH16373WD | |

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.


OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

GQL OR ZQL PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----------------|-----|-----------------|----------|-----|------|
| Α | 1 OE | NC | NC NC | | NC | 1CLK |
| В | 1Q2 | 1Q1 | GND | GND | 1D1 | 1D2 |
| С | 1Q4 | 1Q3 | V _{CC} | V_{CC} | 1D3 | 1D4 |
| D | 1Q6 | 1Q5 | GND | GND | 1D5 | 1D6 |
| E | 1Q8 | 1Q7 | | | 1D7 | 1D8 |
| F | 2Q1 | 2Q2 | | | 2D2 | 2D1 |
| G | 2Q3 | 2Q4 | GND | GND | 2D4 | 2D3 |
| Н | 2Q5 | 2Q6 | V _{CC} | V_{CC} | 2D6 | 2D5 |
| J | 2Q7 | 2Q8 | GND | GND | 2D8 | 2D7 |
| K | 2 OE | NC | NC | NC | NC | 2CLK |

(1) NC - No internal connection

SCBS144P-MAY 1992-REVISED NOVEMBER 2006

GRD OR ZRD PACKAGE (TOP VIEW) 2 3 4 5 000000 Α 000000 В 000000 С 000000 D 000000 Ε 000000 F 000000 G 000000 Н 000000

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)


| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----|-----|-----------------|-----------------|-----|-----|
| Α | 1Q1 | NC | 1 OE | 1LE | NC | 1D1 |
| В | 1Q3 | 1Q2 | NC | NC | 1D2 | 1D3 |
| С | 1Q5 | 1Q4 | V_{CC} | V _{CC} | 1D4 | 1D5 |
| D | 1Q7 | 1Q6 | GND | GND | 1D6 | 1D7 |
| E | 2Q1 | 1Q8 | GND | GND | 1D8 | 2D1 |
| F | 2Q3 | 2Q2 | GND | GND | 2D2 | 2D3 |
| G | 2Q5 | 2Q4 | V_{CC} | V _{CC} | 2D4 | 2D5 |
| Н | 2Q7 | 2Q6 | NC | NC | 2D6 | 2D7 |
| J | 2Q8 | NC | 2 OE | 2LE | NC | 2D8 |


(1) NC - No internal connection

FUNCTION TABLE (8-BIT SECTION)

| | INPUTS | OUTPUT | |
|----|--------|--------|-------|
| ŌĒ | CLK | D | Q |
| L | Н | Н | Н |
| L | Н | L | L |
| L | L | Χ | Q_0 |
| Н | X | X | Z |

LOGIC DIAGRAM (POSITIVE LOGIC)





Pin numbers shown are for the DGG, DL, and WD packages.





Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT | |
|------------------|--|--|-----------------------|-----|------|--|
| V_{CC} | Supply voltage range | | -0.5 | 4.6 | V | |
| VI | Input voltage range (2) | | -0.5 | 7 | V | |
| Vo | Voltage range applied to any output in the high-ir | Voltage range applied to any output in the high-impedance or power-off state (2) | | | | |
| Vo | Voltage range applied to any output in the high s | -0.5 | V _{CC} + 0.5 | V | | |
| | Current into any autout in the law state | SN54LVTH16373 | | 96 | mA | |
| IO | Current into any output in the low state | utput in the low state SN74LVTH16373 | | | | |
| | Comment into any output in the high state (3) | SN54LVTH16373 | | 48 | Λ | |
| IO | Current into any output in the high state (3) | SN74LVTH16373 | | 64 | mA | |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA | |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA | |
| | | DGG package | | 70 | | |
| 0 | Declare the word in a decree (4) | DL package | | 63 | °C | |
| θ_{JA} | Package thermal impedance (4) | GQL/ZQL package | | 42 | °C | |
| | | GRD/ZRD package | | 36 | | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C | |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

| | | | SN54LVTI | 116373 | SN74LVTH | 16373 | UNIT |
|--------------------------|------------------------------------|----------------|----------|--------|----------|-------|------|
| | | | MIN | MAX | MIN | MAX | UNII |
| V _{CC} | Supply voltage | | 2.7 | 3.6 | 2.7 | 3.6 | V |
| V_{IH} | High-level input voltage | 2 | | 2 | | V | |
| V_{IL} | Low-level input voltage | | 0.8 | | 0.8 | V | |
| V_{I} | Input voltage | | | 5.5 | | 5.5 | V |
| I _{OH} | High-level output current | | | -24 | | -32 | mA |
| I _{OL} | Low-level output current | | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outpts enabled | | 10 | | 10 | ns/V |
| $\Delta t/\Delta V_{CC}$ | Power-up ramp rate | | 200 | | 200 | | μs/V |
| T_A | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

 ⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 (3) This current flows only when the output is in the high state and V_O > V_{CC}.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SCBS144P-MAY 1992-REVISED NOVEMBER 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEOT 0.0 | SN54 | LVTH1637 | 3 | SN74L | VTH1637 | 73 | LINIT | | |
|---------------------------------|---|--|--|-----------------------|--------------------|---------------------|-----------------------|--------------------|------------|------|--|
| PARA | AMETER | IESI CC | ONDITIONS | MIN | TYP ⁽¹⁾ | MAX | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
| V_{IK} | | $V_{CC} = 2.7 \text{ V},$ | $I_{I} = -18 \text{ mA}$ | | | -1.2 | | | -1.2 | V | |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ | $I_{OH} = -100 \mu A$ | V _{CC} - 0.2 | | | V _{CC} - 0.2 | | | | |
| ., | | $V_{CC} = 2.7 \text{ V},$ | $I_{OH} = -8 \text{ mA}$ | 2.4 | | | 2.4 | | | V | |
| V_{OH} | | V 2.V | I _{OH} = -24 mA | 2 | | | | | | V | |
| | | $V_{CC} = 3 V$ | $I_{OH} = -32 \text{ mA}$ | | | | 2 | | | | |
| | | V 0.7.V | I _{OL} = 100 μA | | | 0.2 | | | 0.2 | | |
| | | $V_{CC} = 2.7 \text{ V}$ | I _{OL} = 24 mA | | | 0.5 | | | 0.5 | | |
| ., | | | I _{OL} = 16 mA | | | 0.4 | | | 0.4 | V | |
| V_{OL} | | V 2.V | I _{OL} = 32 mA | | | 0.5 | | | 0.5 | V | |
| | | $V_{CC} = 3 V$ | I _{OL} = 48 mA | | | 0.55 | | | | | |
| | | | I _{OL} = 64 mA | | | | | | 0.55 | | |
| | | $V_{CC} = 0 \text{ or } 3.6 \text{ V},$ | V _I = 5.5 V | | | 10 | 10 10 | | 10 | | |
| I _I | Control inputs Data inputs | V _{CC} = 3.6 V, | V _I = V _{CC} or GND | | | ±1 | | | ±1 | μΑ | |
| ' | | V _{CC} = 3.6 V | $V_I = V_{CC}$ | | | 1 | | | 1 | | |
| | | | $V_I = 0$ | | | -5 | | | - 5 | | |
| I _{off} | | $V_{CC} = 0$, | V_I or $V_O = 0$ to 4.5 V | | | | ±100 | | μΑ | | |
| | | | V _I = 0.8 V | 75 | | | 75 | | | | |
| I _{I(hold)} | Data inputs | $V_{CC} = 3 V$ | V _I = 2 V | -75 | - 75 | | -75 | | | μΑ | |
| | inputs | $V_{CC} = 3.6 \text{ V},^{(2)}$ $V_{I} = 0 \text{ to } 3.6 \text{ V}$ | | | | | | | | | |
| I _{OZH} | | $V_{CC} = 3.6 \text{ V},$ | V _O = 3 V | | | 5 | | | 5 | μΑ | |
| I _{OZL} | | $V_{CC} = 3.6 \text{ V},$ | V _O = 0.5 V | | | -5 | | | - 5 | μΑ | |
| I _{OZPU} | | $\frac{V_{CC}}{OE}$ = 0 to 1.5 V, V_{O} = $\frac{V_{CC}}{OE}$ = don't care | 0.5 V to 3 V, | | | ±100 ⁽³⁾ | | | ±100 | μΑ | |
| I _{OZPD} | | $\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{O} = $\frac{V_{CC}}{OE}$ = don't care | 0.5 V to 3 V, | | | ±100 ⁽³⁾ | | | ±100 | μΑ | |
| | | V _{CC} = 3.6 V, | Outputs high | | | 0.19 | | | 0.19 | | |
| I_{CC} | | $I_{\Omega} = 0$, | Outputs low | | | 5 | 5 | | | mA | |
| | | $V_I = V_{CC}$ or GND | Outputs disabled | | | 0.19 | | | 0.19 | | |
| ΔI _{CC} ⁽⁴⁾ | $V_{CC} = 3 \text{ V to } 3.6 \text{ V, Or Other inputs at } V_{CC} \text{ or } V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ | | e input at V _{CC} – 0.6 V, GND | | | 0.2 | | | 0.2 | mA | |
| Ci | | V _I = 3 V or 0 | | | 3 | | | 3 | | pF | |
| Co | | V _O = 3 V or 0 | | | 9 | | | 9 | | pF | |

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽⁴⁾ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS144P-MAY 1992-REVISED NOVEMBER 2006



Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | SN54LVTH16373 | | | | SN74LVTH16373 | | | | |
|-----------------|-----------------------------|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|-------------------------|-----|------|
| | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | | UNIT |
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _w | Pulse duration, LE high | 3 | | 3 | | 3 | | 3 | | ns |
| t _{su} | Setup time, data before LE↓ | 2 | | 2 | | 1 | | 0.6 | | ns |
| t _h | Hold time, data after LE↓ | 3 | | 3.3 | | 1 | | 1.1 | | ns |

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


| | | | SN | 54LVT | H16373 | | | SN74 | LVTH1 | 6373 | | |
|---------------------|-----------------|----------------|------------------------------|------------------------------|--------|-------------------------|-----|--------------------------------|-------|-------------------------|-----|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 3 ± 0.3 | V_{CC} = 3.3 V \pm 0.3 V | | V _{CC} = 2.7 V | | _{CC} = 3.3 ± 0.3 V | V | V _{CC} = 2.7 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | TYP ⁽¹⁾ | MAX | MIN | MAX | |
| t _{PLH} | D | Q | 1.4 | 4.5 | | 5.2 | 1.5 | 2.7 | 3.8 | | 4.2 | 20 |
| t _{PHL} | D | Q | 1.4 | 4.4 | | 4.8 | 1.5 | 2.5 | 3.6 | | 4 | ns |
| t _{PLH} | LE | Q | 1.8 | 5.5 | | 5.8 | 2.1 | 3 | 4.3 | | 4.8 | 20 |
| t _{PHL} | LE | Q | 1.8 | 5.2 | | 5.6 | 2.1 | 2.9 | 4 | | 4 | ns |
| t _{PZH} | ŌĒ | Q | 1.4 | 5.7 | | 6.7 | 1.5 | 2.8 | 4.3 | | 5.1 | 20 |
| t _{PZL} | OE | Q | 1.4 | 5.5 | | 6 | 1.5 | 2.8 | 4.3 | | 4.7 | ns |
| t _{PHZ} | ŌĒ | 0 | 2 | 6 | | 6.2 | 2.4 | 3.5 | 5 | | 5.4 | |
| t _{PLZ} | OE | Q | 1.4 | 5.2 | | 5.6 | 2 | 3.2 | 4.7 | | 4.8 | ns |
| t _{sk(LH)} | | | | | | | | | 0.5 | | | 20 |
| t _{sk(HL)} | | | | | | | | | 0.5 | | | ns |

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.





PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 7-May-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|---|
| 5962-9681001QXA | Active | Production | CFP (WD) 48 | 15 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9681001QX A SNJ54LVTH16373 WD |
| SN74LVTH16373DGGR | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH16373 |
| SN74LVTH16373DL | Active | Production | SSOP (DL) 48 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH16373 |
| SN74LVTH16373DLR | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH16373 |
| SNJ54LVTH16373WD | Active | Production | CFP (WD) 48 | 15 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9681001QX A SNJ54LVTH16373 WD |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-May-2025

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVTH16373, SN74LVTH16373:

Catalog: SN74LVTH16373

• Enhanced Product: SN74LVTH16373-EP, SN74LVTH16373-EP

Military: SN54LVTH16373

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





| | | Dimension designed to accommodate the component width |
|---|----|---|
| E | 30 | Dimension designed to accommodate the component length |
| K | (0 | Dimension designed to accommodate the component thickness |
| | N | Overall width of the carrier tape |
| F | 21 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVTH16373DGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74LVTH16373DLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |



PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVTH16373DGGR | TSSOP | DGG | 48 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74LVTH16373DLR | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 |





www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74LVTH16373DL | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA GDFP1-F56 and JEDEC MO-146AB



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated