


# SLLIMM™- 2<sup>nd</sup> series IPM, 3-phase inverter, 12 A, 600 V short-circuit rugged IGBT



SDIP2B-26L type L2

#### **Features**

- IPM 12 A, 600 V 3-phase IGBT inverter bridge including 2 control ICs for gate driving and freewheeling diodes
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- · Internal bootstrap diode
- · Undervoltage lockout of gate drivers
- · Smart shutdown function
- Short-circuit protection
- · Shutdown input/fault output
- · Separate open emitter outputs
- · Built-in temperature sensor
- · Comparator for fault protection
- Short-circuit rugged TFS IGBTs
- · Very fast, soft recovery diodes
- · Fully isolated package
- Isolation ratings of 1500 Vrms/min.
- UL recognition: UL 1557, file E81734

### **Applications**

- · 3-phase inverters for motor drives
- Home appliances such as washing machines, refrigerators, air conditioners and sewing machine

# Product status link

STGIB8CH60S-L

Product summary			
Order code STGIB8CH60S-L			
Marking GIB8CH60S-L			
Package	SDIP2B-26L type L2		
Packing	Tube		

#### **Description**

This second series of SLLIMM (small low-loss intelligent molded module) provides a compact, high-performance AC motor drive in a simple, rugged design. It combines new ST proprietary control ICs (one LS and one HS driver) with an improved short-circuit rugged trench gate field-stop (TFS) IGBT, making it ideal for motor drives operating up to 20 kHz in hard-switching circuitries. SLLIMM™ is a trademark of STMicroelectronics.



# Internal schematic diagram and pin configuration

NC(1) (26)NC VbootU(2) (25)NC VbootV(3) VbootW(4) (24)P 本 (23)U HinU(5) HinV(6) HinW(7) (22)V VccH(8) (21)W GND(9) H-side LinU(10) LinV(11) LinW(12) (20)NU VccL(13) (19)NV SD/OD(14) Cin(15) (18)NW GND(16) TSO(17) L-side

Figure 1. Internal schematic diagram and pin configuration

AMG171020161037SA



Table 1. Pin description

Pin	Symbol	Description
1	NC	-
2	VBOOTu	Bootstrap voltage for U phase
3	VBOOTv	Bootstrap voltage for V phase
4	VBOOTw	Bootstrap voltage for W phase
5	HINu	High-side logic input for U phase
6	HINv	High-side logic input for V phase
7	HINw	High-side logic input for W phase
8	VCCH	High-side low voltage power supply
9	GND	Ground
10	LINu	Low-side logic input for U phase
11	LINv	Low-side logic input for V phase
12	LINw	Low-side logic input for W phase
13	VCCL	Low-side low voltage power supply
14	SD/OD	Shutdown logic input (active low) / open-drain (comparator output)
15	CIN	Comparator input
16	GND	Ground
17	TSO	Temperature sensor output
18	NW	Negative DC input for W phase
19	NV	Negative DC input for V phase
20	NU	Negative DC input for U phase
21	W	W phase output
22	V	V phase output
23	U	U phase output
24	Р	Positive DC input
25	NC	-
26	NC	-



# 2 Absolute maximum ratings

 $T_J$  = 25 °C unless otherwise noted.

Table 2. Inverter part

Symbol	Parameter	Value	Unit
$V_{PN}$	Supply voltage among P -N <sub>U</sub> , -N <sub>V</sub> , -N <sub>W</sub>	450	V
V <sub>PN(surge)</sub>	Supply voltage surge among P -N <sub>U</sub> , -N <sub>V</sub> , -N <sub>W</sub>	500	V
V <sub>CES</sub>	Collector-emitter voltage each IGBT	600	V
41.	Continuous collector current each IGBT (T <sub>C</sub> = 25 °C)	12	_
± I <sub>C</sub>	Continuous collector current each IGBT (T <sub>C</sub> = 80 °C)	8	Α
± I <sub>CP</sub>	Peak collector current each IGBT (less than 1 ms)	24	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> =25 °C each IGBT	50	W
t <sub>scw</sub>	Short-circuit withstand time, $V_{CE}$ = 300 V, $T_{J}$ = 125 °C, $V_{CC}$ = $V_{boot}$ = 15 V, $V_{IN}$ = 0 to 5 V	5	μs

Table 3. Control part

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage between $V_{CCH}$ -GND, $V_{CCL}$ -GND	-0.3	20	V
V <sub>BOOT</sub>	Bootstrap voltage	-0.3	619	V
V <sub>OUT</sub>	Output voltage among U, V, W and GND	V <sub>BOOT</sub> - 21	V <sub>BOOT</sub> + 0.3	V
V <sub>CIN</sub>	Comparator input voltage	-0.3	20	V
V <sub>IN</sub>	Logic input voltage applied among HINx, LINx and GND	-0.3	15	V
V <sub>SD/OD</sub>	Open-drain voltage	-0.3	7	V
I <sub>SD/OD</sub>	Open-drain sink current		10	mA
V <sub>TSO</sub>	Temperature sensor output voltage	-0.3	5.5	V
I <sub>TSO</sub>	Temperature sensor output current		7	mA

Table 4. Total system

Symbol	Parameter	Value	Unit
V <sub>ISO</sub>	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 s)	1500	V
T <sub>j</sub>	Power chip operating junction temperature range	-40 to 175	°C
T <sub>C</sub>	Module operation case temperature range	-40 to 125	°C

DS11955 - Rev 2 page 4/22



### 2.1 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value	Unit
Par a	Thermal resistance junction-case single IGBT	3	°C/W
$R_{th(j-c)}$	Thermal resistance junction-case single diode	6	C/VV



### 3 Electrical characteristics

 $T_J$  = 25 °C unless otherwise noted.

### 3.1 Inverter part

Table 6. Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>CES</sub>	Collector cut-off current	V <sub>CE</sub> = 600 V, V <sub>CC</sub> = V <sub>boot</sub> = 15 V	-		100	μΑ
Voru	Collector-emitter saturation	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_{C} = 8 \text{ A}$	-	1.68	2.18	V
VCE(sat)	V <sub>CE(sat)</sub> voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_{C} = 12 \text{ A}$	-	1.91		V
V <sub>F</sub>	Diodo forward voltago	V <sub>IN</sub> = 0 V, I <sub>C</sub> = 8 A	-	1.55	2.1	V
VF	Diode forward voltage	V <sub>IN</sub> = 0 V, I <sub>C</sub> = 12 A	-	1.7		V

<sup>1.</sup> Applied among HINx, LINx and GND for x = U, V, W.

Table 7. Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>on</sub> (1)	Turn-on time		-	280	-	
t <sub>c(on)</sub> (1)	Crossover time on		-	142	-	
t <sub>off</sub> <sup>(1)</sup>	Turn-off time		-	400	-	ns
t <sub>c(off)</sub> <sup>(1)</sup>	Crossover time off	$V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$	-	85	-	
t <sub>rr</sub>	Reverse recovery time	$V_{IN}^{(2)} = 0 \text{ to 5 V, I}_{C} = 8 \text{ A}$	-	215	-	
E <sub>on</sub>	Turn-on switching energy		-	201	-	
E <sub>off</sub>	Turn-off switching energy		-	102	-	μJ
E <sub>rr</sub>	Reverse recovery energy		-	8.1	-	
t <sub>on</sub> (1)	Turn-on time		-	300	-	
t <sub>c(on)</sub> (1)	Crossover time on		-	175	-	
t <sub>off</sub> <sup>(1)</sup>	Turn-off time		-	380	-	ns
t <sub>c(off)</sub> <sup>(1)</sup>	Crossover time off	$V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$	-	85	-	
t <sub>rr</sub>	Reverse recovery time	$V_{IN}^{(2)} = 0 \text{ to 5 V, } I_C = 12 \text{ A}$	_	220	-	
E <sub>on</sub>	Turn-on switching energy		-	340	-	
E <sub>off</sub>	Turn-off switching energy		-	160	-	μJ
E <sub>rr</sub>	Reverse recovery energy		-	10.2	-	

<sup>1.</sup>  $t_{on}$  and  $t_{off}$  include the propagation delay time of the internal drive.  $t_{C(on)}$  and  $t_{C(off)}$  are the switching time of the IGBT itself under the internally given gate driving conditions.

DS11955 - Rev 2 page 6/22

<sup>2.</sup> Applied among HINx, LINx and GND for x = U, V, W.







Figure 2. Switching time test circuit

Figure 3. Switching time definition



DS11955 - Rev 2 page 7/22



## 3.2 Control/protection parts

Table 8. High- and low-side drivers

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>il</sub>	Low-logic level voltage				0.8	V
V <sub>ih</sub>	High-logic level voltage		2			V
I <sub>INh</sub>	IN logic "1" input bias current	IN <sub>x</sub> = 15 V	80	150	200	μΑ
I <sub>INI</sub>	IN logic "0" input bias current	IN <sub>x</sub> = 0 V			1	μΑ
		High-side				
V <sub>CC_hys</sub>	V <sub>CC</sub> UV hysteresis		1.2	1.4	1.7	V
V <sub>CC_th(on)</sub>	V <sub>CCH</sub> UV turn-on threshold		11	11.5	12	V
V <sub>CC_th(off)</sub>	V <sub>CC</sub> UV turn-off threshold		9.6	10.1	10.6	V
V <sub>BS_hys</sub>	V <sub>BS</sub> UV hysteresis		0.5	1	1.6	V
V <sub>BS_th(on)</sub>	V <sub>BS</sub> UV turn-on threshold		10.1	11	11.9	V
V <sub>BS_th(off)</sub>	V <sub>BS</sub> UV turn-off threshold		9.1	10	10.9	V
I <sub>QBSU</sub>	Undervoltage V <sub>BS</sub> quiescent current	V <sub>BS</sub> = 9 V, HINx <sup>(1)</sup> = 5 V		55	75	μA
I <sub>QBS</sub>	V <sub>BS</sub> quiescent current	V <sub>CC</sub> = 15 V, HINx <sup>(1)</sup> = 5 V		125	170	μA
I <sub>qccu</sub>	Undervoltage quiescent supply current	V <sub>CC</sub> = 9 V, HINx <sup>(1)</sup> = 0 V		190	250	μA
I <sub>qcc</sub>	Quiescent current	V <sub>CC</sub> = 15 V, HINx <sup>(1)</sup> = 0 V		560	730	μΑ
R <sub>DS(on)</sub>	BS driver ON-resistance			150		Ω
		Low-side				
V <sub>CC_hys</sub>	V <sub>CC</sub> UV hysteresis		1.1	1.4	1.6	V
V <sub>CCL_th(on)</sub>	VCCL UV turn-on threshold		10.4	11.6	12.4	V
V <sub>CCL_th(off)</sub>	VCCL UV turn-off threshold		9.0	10.3	11	V
I <sub>qccu</sub>	Undervoltage quiescent supply current	$V_{CC}$ = 10 V, $\overline{SD}$ pulled to 5 V through $R_{SD}$ = 10 kΩ, CIN = LINx <sup>(1)</sup> = 0		600	800	μA
I <sub>qcc</sub>	Quiescent current	$V_{cc} = 15 \text{ V}, \overline{SD} = 5 \text{ V}, \text{ CIN} = \text{LIN}x^{(1)} = 0$		700	900	μA
V <sub>SSD</sub>	Smart SD unlatch threshold		0.5	0.6	0.75	V
I <sub>SDh</sub>	SD logic "1" input bias current	<u>SD</u> = 5 V	25	50	70	μA
I <sub>SDI</sub>	SD logic "0" input bias current	<del>SD</del> = 0 V			1	μA

<sup>1.</sup> Applied among HINx, LINx and GND for x = U, V, W

Table 9. Temperature sensor output

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>TSO</sub>	Temperature sensor output voltage	T <sub>j</sub> = 25 °C	0.974	1.16	1.345	V
I <sub>TSO_SNK</sub>	Temperature sensor sink current capability			0.1		mA
I <sub>TSO_SRC</sub>	Temperature sensor source current capability		4			mA

DS11955 - Rev 2 page 8/22



Table 10. Sense comparator ( $V_{CC}$  = 15 V, unless otherwise is specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>CIN</sub>	CIN input bias current	V <sub>CIN</sub> =1 V	-0.2		0.2	μA
V <sub>ref</sub>	Internal reference voltage		460	510	560	mV
V <sub>OD</sub>	Open-drain low level output voltage	I <sub>od</sub> = 5 mA			500	mV
t <sub>CIN_SD</sub>	C <sub>IN</sub> comparator delay to $\overline{\text{SD}}$	$\overline{SD}$ pulled to 5 V through R <sub>SD</sub> =10 k $\Omega$ ; measured applying a voltage step 0-1 V to pin CIN; 50% CIN to 90% $\overline{SD}$	240	320	410	ns
SR <sub>SD</sub>	SD fall slew rate	$\overline{SD}$ pulled to 5 V through R <sub>SD</sub> =10 k $\Omega$ ; C <sub>L</sub> =1 nF through $\overline{SD}$ and ground; 90% $\overline{SD}$ to 10% $\overline{SD}$		25		V/µs

The comparator is enabled even if  $V_{\mbox{\footnotesize{CC}}}$  is in the UVLO condition but higher than 4 V.

DS11955 - Rev 2 page 9/22



### 4 Fault management

The device integrates an open-drain output connected to the  $\overline{SD}$  pin. As soon as a fault occurs the open-drain is activated and LVGx outputs are forced low. Two types of fault can be pointed out:

- Overcurrent (OC) sensed by the internal comparator (see further details in Section 4.1 Smart shutdown function)
- Undervoltage on supply voltage (V<sub>CC</sub>)


Each fault enables the SD open-drain for a different time; refer to the following table.

**Symbol Parameter** Event time(1) SD open-drain enable time result(1)(2) ≤ 24 µs 24 µs OC Overcurrent event OC time > 24 µs ≤ 70 µs 70 µs > 70 µs **UVLO** Undervoltage lock-out event **UVLO** time until the VCC LS exceeds the VCC\_LS UV turn-ON threshold

Table 11. Fault timing

Actually the device remains in a fault condition ( $\overline{\text{SD}}$  at low logic level and LVGx outputs disabled) for a time also depending on the RC network connected to the  $\overline{\text{SD}}$  pin. The network generates a time contribute, which is added to the internal value.

Figure 4. Overcurrent timing (without contribution of RC network on SD)



GIPG120520141638FSR

DS11955 - Rev 2 page 10/22

<sup>1.</sup> Typical value (-40 °C  $\leq$   $T_j \leq$  +125 °C)

<sup>2.</sup> Without contribution of the RC network on SD



Figure 5. UVLO timing (without contribution of RC network on  $\overline{\text{SD}}$ )

Downloaded from Arrow.com.




#### 4.1 Smart shutdown function

The device integrates a comparator committed to the fault sensing function. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function.

The output signal of the comparator is fed to an integrated MOSFET with the open-drain output available on the SD input. When the comparator triggers, the device is set in shutdown state and its outputs are all set to low level.

Figure 6. Smart shutdown timing waveforms in case of overcurrent event



 $R_{ON\_OD}$ = $V_{OD}$ /5 mA, see Table 10. Sense comparator ( $V_{CC}$  = 15 V, unless otherwise is specified);  $R_{PD\_SD}$  (typ.) =5 V/I<sub>SDh</sub>

DS11955 - Rev 2 page 12/22







In common overcurrent protection architectures the comparator output is usually connected to the  $\overline{SD}$  input and an RC network is connected to this  $\overline{SD}$  line in order to provide a monostable circuit, which implements a protection time that follows the fault condition. Differently from the common fault detection systems, the device smart shutdown architecture allows the output gate driver to be immediately turned off in case of fault, by minimizing the propagation delay between the fault detection event and the actual output switch-off. In fact the time delay between the fault and the output turn-off is no more dependent on the RC value of the external network connected to the pin. In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering. At the same time the internal logic turns on the opendrain output and holds it on until the  $\overline{SD}$  voltage goes below the  $V_{SSD}$  threshold and toc time is elapsed. The driver outputs restart following the input pins as soon as the voltage on the  $\overline{SD}$  pin reaches the highest threshold of the  $\overline{SD}$  logic input. The smart shutdown system offers the possibility to increase the time constant of the external RC network (that is the disable time after the fault event) up to very important values without increasing the delay time of the protection.

DS11955 - Rev 2 page 13/22



# 5 Temperature monitoring solutions

### 5.1 TSO output

The device integrates a temperature sensor. A voltage proportional to the die temperature is available on the TSO pin. When this function is not used, this pin can be left floating.




Figure 7. V<sub>TSO</sub> output characteristics vs LVIC temperature

DS11955 - Rev 2 page 14/22
Downloaded from Arrow.com.



# 6 Application circuit example

U(23) (7)Hin W (6)Hin V 뛴 MICROCONTROLLER AMG171020161050SA

Figure 8. Application circuit example

Application designers are free to use a different scheme according to the specifications of the device.



#### **Guidelines** 6.1

- Input signals HIN, LIN are active-high logic. A 100 k $\Omega$  (typ.) pull-down resistor is built-in for each input pin. To avoid input signal oscillations, the wiring of each input should be as short as possible and the use of RC filters (R<sub>1</sub>, C<sub>1</sub>) on each input signal is suggested. The filters should be with a constant time of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor C<sub>VCC</sub> (aluminum or tantalum) can reduce the transient circuit demand on the power supply. Besides, to reduce high-frequency switching noise distributed on the power lines, a decoupling capacitor C2 (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to each V<sub>CC</sub> pin and in parallel with the bypass capacitor.
- The use of an RC filter (R<sub>SF</sub>, C<sub>SF</sub>) prevents protection circuit malfunction. The constant time (R<sub>SF</sub> x C<sub>SF</sub>) should be set to 1 µs and the filter must be placed as close as possible to the CIN pin.
- The  $\overline{SD}$  is an input/output pin (open-drain type if it is used as output). It should be pulled up to a power supply (i.e., MCU bias at 3.3/5 V) by a resistor value that is able to keep the lod no higher than 5 mA (V<sub>OD</sub> ≤ 500 mV when open-drain MOSFET is ON). The filter on SD should be sized to get a desired restarting time after a fault event and placed as close as possible to the SD pin.
- A decoupling capacitor C<sub>TSO</sub> between 1 nF and 10 nF can be used to increase the noise immunity of the TSO thermal sensor; a similar decoupling capacitor COT (between 10 nF and 100 nF) can be implemented if the NTC thermistor is available and used. In both cases, their effectiveness is improved if these capacitors are placed close to the MCU.
- The decoupling capacitor C<sub>3</sub> (100 to 220 nF with low ESR and low ESL) in parallel with each Choot filters high-frequency disturbances. Both Cboot and C3 (if present) should be placed as close as possible to the U,V,W and V<sub>boot</sub> pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
- 7. To prevent overvoltage on the  $V_{CC}$  pin, a Zener diode (Dz1) can be used. Similarly, a Zener diode (Dz2) can be placed on the V<sub>boot</sub> pin in parallel with each C<sub>boot</sub>.
- The use of the decoupling capacitor C<sub>4</sub> (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor  $C_{vdc}$  prevents surge destruction. Both capacitors  $C_4$  and  $C_{vdc}$  should be placed as close as possible to the IPM (C<sub>4</sub> has priority over C<sub>vdc</sub>).
- By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an optocoupler is possible.
- 10. Low inductance shunt resistors should be used for phase leg current sensing.
- 11. In order to avoid malfunctions, the wiring on N pins, the shunt resistor and PWR GND should be as short as possible.
- 12. The connection of SGN GND to PWR GND on one point only (close to the shunt resistor terminal) can reduce the impact of power ground fluctuation.

These guidelines ensure the device specifications for application designs. For further details, please refer to the relevant application note.


Table 12. Recommended	operating	conditions
-----------------------	-----------	------------


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{PN}$	Supply voltage	Applied among P-Nu, N <sub>V</sub> , N <sub>w</sub>		300	400	V
V <sub>CC</sub>	Control supply voltage	Applied to V <sub>CC</sub> -GND	13.5	15	18	V
V <sub>BS</sub>	High-side bias voltage	Applied to $V_{BOOTi}$ -OUT <sub>i</sub> for i = U, V, W	13		18	V
t <sub>dead</sub>	Blanking time to prevent arm-short	For each input signal	1.0			μs
f <sub>PWM</sub>	PWM input signal	-40 °C < T <sub>C</sub> < 100 °C -40 °C < T <sub>j</sub> < 125 °C			20	kHz
T <sub>C</sub>	Case operation temperature				100	°C


DS11955 - Rev 2 page 16/22





## 7 Electrical characteristics (curves)











DS11955 - Rev 2 page 17/22



# 8 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS11955 - Rev 2 page 18/22



#### SDIP2B-26L type L2 package information 8.1

Figure 15. SDIP2B-26L type L2 package outline



8450802\_5\_type\_L2

page 19/22



Table 13. SDIP2B-26L type L2 package mechanical data

D. f	Dimensions (mm)				
Ref.	Min.	Тур.	Max.		
А	37.50	38.00	38.50		
A1	0.97	1.22	1.47		
A2	0.97	1.22	1.47		
A3	34.70	35.00	35.30		
С	1.45	1.50	1.55		
В	23.50	24.00	24.50		
B1		12.00			
B2	13.90	14.40	14.90		
В3	28.90	29.40	29.90		
С	3.30	3.50	3.70		
C1	5.00	5.50	6.00		
C2	13.50	14.00	14.50		
D	28.45	28.95	29.45		
D1	2.725	3.025	3.325		
е	3.356	3.556	3.756		
e1	1.578	1.778	1.978		
e2	7.42	7.62	7.82		
e3	4.88	5.08	5.28		
e4	2.34	2.54	2.74		
E	11.90	12.40	12.90		
E1	3.45	3.75	4.05		
E2		1.80			
f	0.45	0.60	0.75		
f1	0.35	0.50	0.65		
F	1.95	2.10	2.25		
F1	0.95	1.10	1.25		
R	1.55	1.575	1.60		
Т	0.375	0.40	0.425		
V	0°		5°		

DS11955 - Rev 2 page 20/22



# **Revision history**

**Table 14. Document revision history** 

Date	Revision	Changes
02-Dec-2016	1	Initial release.
		Removed maturity status indication from cover page. The document status is production data.
		Updated features list on cover page.
17-May-2018	2	Updated Table 11. Fault timing.
		Updated Section 8.1 SDIP2B-26L type L2 package information.
		Minor text changes

DS11955 - Rev 2 page 21/22



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS11955 - Rev 2 page 22/22