



SECONDARY SIDE SYNCHRONOUS RECTIFICATION SWITCHER

Description

The DIODES[™] APR34709 is a secondary side Combo IC, which combines an N-Channel MOSFET and a driver circuit designed for Synchronous Rectification (SR), supports DCM and Quasi-Resonant Flyback Topologies.

The N-Channel MOSFET is optimized for low gate charge, low $R_{DS(ON)}$, fast switching speed and body diode reverse recovery performance.

The synchronous rectification can effectively reduce the secondary side rectifier power dissipation and provide high performance solution. By sensing MOSFET drain-to-source voltage, the APR34709 can output ideal drive signal with less external components.

It can provide high performance solution for 3.3V to 15V output voltage application.


The APR34709 is available in SO-8EP package.

Features

Notes:

- Synchronous Rectification for DCM Operation Flyback
- Eliminate Resonant Ring Interference
- Fast Detector of Supply Voltages
- Fewest External Components
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please <u>contact us</u> or your local Diodes representative. <u>https://www.diodes.com/guality/product-definitions/</u>

Pin Assignments



Note: The DRAIN pin of internal MOSFET is exposed PAD, which is at the bottom of IC (the dashed box). The secondary current should flow from GND (pins 7 and 8) to this exposed PAD.


Applications

- Adapters/chargers for cell/cordless phones, ADSL modems, MP3 and other portable apparatus
- Standby and auxiliary power supplies

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and
 - 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
 - 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



Typical Applications Circuit




Pin Descriptions

Pin Number	Pin Name	Function
1	AREF	Program a voltage reference with a resistor from AREF to GND, to enable synchronous rectification MOSFET drive signal.
2	DRISR	Synchronous rectification MOSFET drive.
3	VDD	Internal power supply. It provides bias voltage for the internal logic circuit and the MOSFET driver. Connect this pin to a capacitor.
4	VCC	Power supply, connected with system output. Input of internal LDO and system output voltage sensing circuit.
5	DRAIN	Drain pin of internal MOSFET. The drain voltage signal can be obtained from this pin.
6	VDET	Synchronous rectification sense input and dynamic function output, connected to DRAIN through a resistor.
7, 8	GND	Source pin of internal MOSFET, connected to Ground.
Exposed PAD	DRAIN	Drain pin of internal MOSFET. The secondary current should flow from GND (pins 7 and 8) to this DRAIN pad.



Functional Block Diagram





Absolute Maximum Ratings (Note 4)

Symbol	Parameter	Value	Unit	
Vcc	Supply Voltage	-0.3 to 28	V	
Vdet, Vdrain	Voltage at VDET, DRAIN Pins (Note 5)	-2 to 60	V	
VAREF, VDRISR	Voltage at AREF, DRISR Pins	-0.3 to 7	V	
ID	Continuous Drain Current	20	A	
I _{DM}	Pulsed Drain Current	80	A	
PD	Power Dissipation at $T_A = +25^{\circ}C$	2.2	W	
θja	Thermal Resistance (Junction to Ambient) (Note 6)	54	°C/W	
θJC	Thermal Resistance (Junction to Case) (Note 6)	11	°C/W	
TJ	Operating Junction Temperature	+150	°C	
Tstg	Storage Temperature	-65 to +150	°C	
TLEAD	Lead Temperature (Soldering, 10s)	+300	°C	

Notes: 4. Stresses greater than those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to *Absolute Maximum Ratings* for extended periods can affect device reliability.

5. VDET pin is ESD sensitive.

6. Test condition: Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch² cooling area.

Recommended Operating Conditions

Symbol	Parameter	Min	Мах	Unit
Vcc	Supply Voltage	3.3	16	V
T _A	Ambient Temperature	-40	+85	°C





Symbol	Parameter	Condition	Min	Тур	Мах	Unit
Supply Voltage (VCC Pin)			L	I	
ISTARTUP	Startup Current	Vcc = Vstartup-0.1V		150		μA
IOP	Operating Current	VDET Pin Floating V _{CC} = 5V	_	150	_	μA
VSTARTUP	Startup Voltage	—	—	2.4	—	V
Vuvlo	UVLO Voltage	—	—	2.2	—	V
Vdd_enable	VDD Enable Falling Threshold at VCC Pin	—	_	4.6	_	V
VDD_DISABLE	VDD Disable Rising Threshold at VCC Pin	—		4.75	_	V
Vdd_hys	VDD Disable Hysteresis at VCC Pin	—		150	_	mV
VDD Pin	<u>.</u>	·				
VDD_MAX	Internal Power Supply	-		5.5		V
Gate Driver						
VTHON	Gate Turn On Threshold	-	0		1	V
VTHOFF	Gate Turn Off Threshold	-	—		0	mV
t _{DON}	Turn On Delay Time	From V _{THON} to V _{DRISR} = 1V	—	70	180	ns
t DOFF	Turn Off Propagation Delay Time	From VTHOFF to VDRISR = 4V	\leftarrow	100	150	ns
trg	Turn On Rising Time	From 1V to 4V, $V_{CC} = 5V$ $C_L = 4.7nF$	_	50	100	ns
tFG	Turn Off Falling Time	From 4V to 1V, $V_{CC} = 5V$ CL = 4.7nF	7	20	100	ns
t _{ON_MIN}	Minimum On Time	-	1.2	1.6	2	μs
toff_min	Minimum Off Time		—	2	_	μs
		Vcc < 4.6V	—	—	Vdd-0.1	
Vdrisr	SR Drive Voltage	4.75V < Vcc < 5.5V	—	—	Vcc-0.1	V
		Vcc > 5.5V	—	—	Vdd_max -0.1	
K _{qs}	(Note 7)			0.42		mA*µs
Vs_min	Synchronous Rectification (SR) Minimum Operating Voltage (Note 8)	_	—	—	4.5	V
Green Mode (Note	e 9)					
tLL	Minimum Off Time to Enter Green Mode	_	_	600	_	μs

Electrical Characteristics (@TA = +25°C, Vcc = 5V, unless otherwise specified.)

Notes:

7. This item is used to specify the value of R_{AREF}. 8. This item specifies the minimum SR operating voltage of V_{IN_DC}, V_{IN_DC} \ge N_{PS}*V_{S_MIN}. 9. The parameter is guaranteed by design and characterization.



Electrical Characteristics (@TA = +25°C, unless otherwise specified.) (continued)

MOSFET Static Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDSS(BR)	Drain to Source Breakdown Voltage	$V_{GS} = 0V, I_D = 0.25mA$	60	—	—	V
VGS(TH)	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 0.25 mA$	0.7	1.3	2	V
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 60V, V_{GS} = 0V$	—	—	1	μA
IGSS	Gate to Source Leakage Current	$V_{GS} = 4.5 V$, $V_{DS} = 0 V$	_	—	±50	μA
Rds(on)	Drain to Source On-State Resistance	Vgs = 4.5V, Id = 3A	—	8	-	mΩ

MOSFET Dynamic Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Ciss	Input Capacitance		-	1872	—	
Coss	Output Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ f = 1MHz	+	506		pF
Crss	Reverse Transfer Capacitance		1	43		
Qgs	Gate to Source Charge	Vgs = 0V to 10V, Vpp = 25V	1	3.1	-	
Q _{gd}	Gate to Drain Charge (Miller Charger)	ID = 15A		4.8)-	nC
Qg	Total Gate Charge	V _{GS} = 4.5V	-	15	_	
Rg	Gate Resistance	-	_ (1.8	_	Ω



Synchronous Rectification Principle Description

SR MOSFET Turn On


The APR34709 determines the synchronous rectification MOSFET turning on time by monitoring the MOSFET drain-to-source voltage. When the drain voltage is lower than the turn-on threshold voltage V_{THON}, the IC outputs a positive drive voltage after a turn-on delay time (t_{DON}). The MOSFET will turn on and the current will transfer from the body diode into the MOSFET's channel. Because of parasitic parameter, the voltage on MOSFET drain pin has moderate voltage ringing at this moment, which maybe impact on the VDET voltage and resulting in the turning-off fault. To prevent fault situation from happening, a Minimum On-Time (t_{ONMIN}) blanking period is used to maintain the power MOSFET on for a minimum amount of time.

In Figure 1, the turn on blanking time tONMIN is to prevent the MOSFET drain-to-source voltage ringing effect.

Turn Off Operation

The DCM operation of the SR is described with timing diagram shown in Figure 1.

In the process of drain current decreasing linearly toward zero, the drain-source voltage rises synchronically. When it rises over the turn off threshold voltage VTHOFF, the APR34709 pulls the drive signal down after a turn-off delay (tdoff).





Synchronous Rectification Principle Description (continued)

Minimum On/Off Time

When the controlled MOSFET gate is turned on, some ringing noise is generated. The minimum on-time timer blanks the V_{THOFF} comparator, keeping the controlled MOSFET on for at least the minimum on time. During the minimum on time, the turn off threshold is totally blanked.


After the SR driver turns off, the SR control block initiates a minimum off time timer during which the SR will remain off to prevent the ringing from turning on the synchronous MOSFET.

The Value and Meaning of AREF Resistor

As to DCM operation Flyback converter, after the secondary rectifier stops conducting, the primary MOSFET drain-to-source ringing waveform results from the resonant of primary inductance and the equivalent output capacitance. This ringing waveform probably leads to Synchronous Rectifier error conduction. To prevent this fault from happening, the APR34709 has a special function design by means of volt-second product detecting. Regarding the sensed voltage of VDET pin, the volt-second product of voltage above Vcc at primary switch on time is much higher than that of each cycle ringing voltage above Vcc. Therefore, every time before Synchronous Rectifier turns on, the APR34709 judges if the detected volt-second product of VDET voltage above Vcc is higher than a threshold and then turns on synchronous Rectifier. The purpose of AREF resistor is to determine the volt-second product threshold. The APR34709 has a parameter, Kqs, which converts RAREF value to volt-second product.

$$Area2 = R_{AREF} * Kq$$

In general, the Area1 and Area3 values depend on the system design and are always fixed if the system design is frozen. As to Diodes Incorporated's PSR design, the Area1 value changes with primary peak current value and Area3 value generally keeps constant at all conditions. So the AREF resistor design should consider the worst case, the minimum primary peak current condition. Because of system design parameter distribution, Area1 and Area3 have moderate tolerance. So Area2 should be designed in the middle of Area1 and Area3 to ensure enough design margins.



SR Minimum Operating Voltage

The APR34709 sets a minimum SR operating voltage by comparing the difference between VDET and output voltage (VCC). The value of VDET-V_{CC} must be higher than its internal reference, then the APR34709 will begin to integrate the area of (V_{DET}-V_{CC})*t_{ONP}. If not, the area integrating will not begin and the SR driver will be disabled.



Synchronous Rectification Principle Description (continued)

Recommended Application Circuit Parameters

The CAREF is suggested to parallel with the AREF resistor to keep the volt-second product threshold stable. And the recommended value of CAREF is 20nF.

The recommended value of C24 is 100nF. The value of VDD capacitor C23 is 4.7µF.

Green Mode at Light Load

When the system is running with light load, rectifier conduction loss no longer dominates the secondary-side power loss, in which condition it is preferred the SR MOSFET keeps off to save the driver loss.

The APR34709 can sense the non-switching duration cycle by cycle, when the non-switching duration keeps longer than the internal light load timing t_{LL}, the IC will shut down the gate driver and keep it off for the next two cycles.


VDD

The VDD is the output of Pulse Linear Regulator and the internal linear regulator. It provides bias voltage for the controller. A capacitor (C23, typical 4.7µF) should be connected between the VDD pin and GND pins.

A Pulse Linear Regulator is integrated in the controller to provided voltage to the VDD pin of the APR34709, so that the APR34709 can operate at Constant Current (CC) Mode, in which the system output voltage may drop to as low as 2V. The bias voltage is disabled when system output voltage is higher than 4.75V, in that case the system output provides voltage to VDD pin of the APR34709 through its internal LDO.



Ordering Information






Package Outline Dimensions (All dimensions in mm(inch).)

Please see http://www.diodes.com/package-outlines.html for the latest version.

(1) Package Type: SO-8EP






Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

(1) Package Type: SO-8EP



Dimensions	Z	G	X	Y	X1	Y1	E
	(mm)/(inch)						
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	3.600/0.142	2.700/0.106	1.270/0.050





IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<u>https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/</u>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

DIODES is a trademark of Diodes Incorporated in the United States and other countries. The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. © 2022 Diodes Incorporated. All Rights Reserved.

www.diodes.com