



LCD MODULE  
(DEPARTMENT)

**SPECIFICATION**

**T3224C01VR03 – REV. A**  
**(320 x 240 RGB TFT 2.2”)**

CUSTOMER APPROVAL
..... STAMP AND SIGNATURE
DATE: _____

IMPORTANT NOTE: This document must be approved by customer and send back to CCT by mail, email or fax.

If the approved document is not returned, CCT will assume it has been approved if any Mass Production Order is issued subsequently.

	Designation	Name	Signature/Date
Originator	Electronic Engineer	Christopher Choong	24.01.08
Checked by	Assistant Manager	Azhar Rosdi	24.01.08
Approved by	Project Manager	Jack Ng	24.01.08



---

LCD Module Specification

1.0 Table of Contents

	Page
1. Contents	1
2. Record of revision	2
3. General specification	3
4. Absolute maximum ratings	4
5. Electrical characteristics	5 ~ 10
6. Environmental requirement	11
7. LCD specification	12 ~ 13
8. Interface	14
9. Block diagram	15 ~ 16
10. TFT panel inspection	17 ~ 18
11. Mechanical specification	19



---

2.0 Record of revision

Rev	Date	Item	Page	Comment
A	24/01/08			Initial Release



---

### 3.0 General specification

Display format : 240 (W) x RGB x 320 (H) dots

Screen size : 2.2 inch

Surface treatment : Anti-glare

Active area : 33.48mm x 44.64mm

General dimensions : 39.40mm x 54.85mm x 2.95mm

Pixel pitch : 0.1395mm x 0.1395mm

Controller : Solomon SSD1289

LCD type : ☐ CSTN ☒ TFT ☐ OLED

Polarizer mode : ☐ Reflective ☐ Transflective  
☒ Transmissive

View angle : ☐ 6 O'clock ☒ 12 O'clock  
☐ 9 O'clock ☐ 3 O'clock

Backlight : ☐ NONE ☒ LED ☐ CCFL

Backlight color : ☐ Yellow Green ☐ Amber ☒ White  
☐ Blue Green ☐ Others

Temperature range : ☐ Normal temperature ☒ Wide temperature  
Operating 0 to 50 C                      Operating -10 to 60 C  
Storage -20 to 70 C                      Storage -20 to 70 C

**4.0 Absolute maximum rating (Ta = 25°C)**

Parameter	Symbol	Min.	Max.	Unit	Note
Power supply voltage (VCC,IOVCC)	VCC,IOVCC	-0.3	+4.6	V	1,2
Power supply voltage (VCI ~ VSSA)	VCI ~ VSSA	-0.3	+4.6	V	1,2
Power supply voltage (VLCD ~ VSSA)	VLCD ~ VSSA	-0.3	+6.0	V	3
Power supply voltage (VSSA ~ VCL)	VSSA ~ VCL	-0.3	+4.6	V	4
Power supply voltage (VLCD ~ VCL)	VLCD ~ VCL	-0.3	+9	V	5
Power supply voltage (VGH ~ VSSA)	VGH ~ VSSA	-0.3	+18.5	V	6
Power supply voltage (VSSA ~ VGL)	VSSA ~ VGL	-0.3	+18.5	V	7
Input voltage	Vi	-0.3	VCC+0.3	V	-

Notes:

1. VCC, VSSD must be maintained
2. To make sure  $IOVCC \geq VSSD$ .
3. To make sure  $VCI \geq VSSA$ .
4. To make sure  $VLCD \geq VSSA$ .
5. To make sure  $VLCD \geq VCL$ .
6. To make sure  $VGH \geq VSSA$ .
7. To make sure  $VSSA \geq VGL$ .
8. The modules may be destroyed if they are used beyond the absolute maximum ratings.

**5.0 Electrical characteristics (Ta = 25°C)**

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (logic)	VCC-GND		2.2	2.8	3.3	V
Supply voltage (for analog power supply)	VCI		2.5	2.8	3.3	V
TFT gate ON voltage	VGH (Note 2)	At Ta=25°C±5°C (Note 4)	-	15	-	V
TFT gate OFF voltage	VGL (Note 3)		-	-10	-	V
TFT common electrode voltage	VcomH		2.5	-	4	V
	VcomL		-1.5	-	0	V
Input signal voltage	V <sub>IH</sub>	"H" level	0.8xIOVCC	-	IOVCC	V
	V <sub>IL</sub>	"L" level	-0.3	-	0.2xIOVCC	V
Supply current (Logic & LCD)	ICC	VCC=2.8V	-	-	18.0	mA
Supply voltage of white LED backlight	VLED =V <sub>AK</sub>	Forward current =15mA	-	13.2	-	V
Luminance (on the backlight surface)		Number of LED dies = 4	3000	3300	-	cd/m <sup>2</sup>
Luminance of white LED backlight (through TFT panel)		Forward current =15mA, backlight on, panel no display, measure=~30cm	200	-	-	cd/m <sup>2</sup>

Note (1): There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

Note (2): VGH is TFT Gate operating voltage.

Note (3): VGL is TFT Gate operating voltage. The low voltage level VGL signal must be fluctuates with same phase as Vcom in case of Cadd (Storage on Gate) structure.


Note (4): Vcom must be adjusted to optimize display quality.




## 5.1 Driver IC AC Characteristics

### 5.1.1 8080-Series MPU Parallel Interface Characteristics

#### Write Cycle




#### Read Cycle



Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time (write cycle)	100	-	-	ns
$t_{cycle}$	Clock Cycle Time (read cycle)	1000	-	-	ns
$t_{AS}$	Address Setup Time	0	-	-	ns
$t_{AH}$	Address Hold Time	0	-	-	ns
$t_{DSW}$	Data Setup Time	5	-	-	ns
$t_{DHW}$	Data Hold Time	5	-	-	ns
$t_{ACC}$	Data Access Time	250	-	-	ns
$t_{OH}$	Output Hold time	100	-	-	ns
PWCS <sub>L</sub>	Pulse Width /CS low (write cycle)	50	-	-	ns
PWCS <sub>H</sub>	Pulse Width /CS high (write cycle)	50	-	-	ns
PWCS <sub>L</sub>	Pulse Width /CS low (read cycle)	500	-	-	ns
PWCS <sub>H</sub>	Pulse Width /CS high (read cycle)	500	-	-	ns
$t_R$	Rise time	-	-	4	ns
$t_F$	Fall time	-	-	4	ns

**5.1.2 6800-Series MPU Parallel Interface Characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{\text{cycle}}$	Clock Cycle Time (write cycle)	100	-	-	ns
$t_{\text{cycle}}$	Clock Cycle Time (read cycle)	1000	-	-	ns
$t_{\text{AS}}$	Address Setup Time	0	-	-	ns
$t_{\text{AH}}$	Address Hold Time	0	-	-	ns
$t_{\text{DSW}}$	Data Setup Time	5	-	-	ns
$t_{\text{DHW}}$	Data Hold Time	5	-	-	ns
$t_{\text{ACC}}$	Data Access Time	250	-	-	ns
$t_{\text{OH}}$	Output Hold time	100	-	-	ns
$\text{PWCS}_L$	Pulse width /CS low (write cycle)	50	-	-	ns
$\text{PWCS}_H$	Pulse width /CS high (write cycle)	50	-	-	ns
$\text{PWCS}_L$	Pulse width /CS low (read cycle)	500	-	-	ns
$\text{PWCS}_H$	Pulse width /CS high (read cycle)	500	-	-	ns
$t_R$	Rise time	-	-	4	ns
$t_F$	Fall time	-	-	4	ns





**6.0 Environmental requirements**

Item	Operating temperature (Topr)		Storage temperature (Tstg) (Note 1)		Remark
	Min.	Max.	Min.	Max.	
Ambient temperature (Ta)	-10°C	+60°C	-20°C	+70°C	Dry
Humidity (Note 1)	90% max. RH for Ta ≤ 40°C < 50% RH for 40°C < Ta ≤ Maximum operating temperature				No condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration: 11 ms Peak acceleration: $981 \text{ m/s}^2 = 100\text{g}$ Number of shocks: 3 shocks in 3 mutually perpendicular axes.				3 directions

Note: The product cannot sustain at extreme storage conditions for long time.



## 7.0 LCD specification

## 7.1 Electro-optical characteristic

Item		Symbol	Conditions	Specifications			Unit	Note
				Min.	Typ.	Max.		
Transmittance		T%	Viewing normal angle $\theta_x = \theta_y$ $=0^\circ$	6.9			%	All left side data are based on following condition – NTSC: 50% LC: 5066 Light: C light (Machine: BM5A) Normal Polarizer Reference Only
Contrast Ratio		CR		150	200	NA	-	
Response Time		T <sub>R</sub>		NA	10	25	ms	
		T <sub>F</sub>		NA	20	40	ms	
Chromaticity	Red	X <sub>R</sub>		0.615	0.645	0.645	-	
		Y <sub>R</sub>		0.343	0.373	0.373	-	
	Green	X <sub>G</sub>		0.307	0.337	0.337	-	
		Y <sub>G</sub>		0.563	0.593	0.593	-	
	Blue	X <sub>B</sub>		0.133	0.163	0.163	-	
		Y <sub>B</sub>		0.150	0.180	0.180	-	
	White	X <sub>W</sub>		0.309	0.339	0.339	-	
		Y <sub>W</sub>		0.350	0.380	0.380	-	
Viewing Angle	Hor.	$\theta_{x+}$	-	45	-	deg.		
		$\theta_{x-}$	-	45	-			
	Ver.	$\theta_{y+}$	-	35	-			
		$\theta_{y-}$	-	15	-			

\*Note (1) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{63} / L_0$$


$L_{63}$ : Luminance of gray level 63

$L_0$ : Luminance of gray level 0

$$CR = CR(10)$$


CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

\*Note (2) Definition of Response Time ( $T_R$ ,  $T_F$ ):






\*Note (3) Definition of Viewing Angle



\*\*\* The above "Viewing Angle" is the measuring position with Largest Contrast Ratio; not for good image quality. View Direction for good image quality is 6 O'clock. Module maker can increase the "Viewing Angle" by applying Wide View Film.

\*Note (4) Measurement Set-Up

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.





## 8.0 Interface

Pin no.	Symbol	Description
1	VCC	Power supply for internal logic
2	VCI	Power supply for step-up circuit
3	GND	Ground terminal
4	GND	Ground terminal
5	/CS	Chip select signal (Active low)
6	RS	Command/Data select
7	/WR (R/W)	Write signal (Active low)
8	/RD (E)	Read signal (Active low)
9	DB0	Data bus
10	DB1	
11	DB2	
12	DB3	
13	DB4	
14	DB5	
15	DB6	
16	DB7	
17	DB8	
18	DB9	
19	DB10	
20	DB11	
21	DB12	
22	DB13	
23	DB14	
24	DB15	
25	DB16	
26	DB17	
27	/RESET	Reset signal (Active low)
28	PS0	Selection pin
29	PS1	Selection pin
30	PS2	Selection pin
31	K	Cathode of backlight
32	A	Anode of backlight


PS2	PS1	PS0	Interface mode
0	1	1	16-bits 6800 parallel interface
0	1	0	8-bits 6800 parallel interface
0	0	1	16-bits 8080 parallel interface
0	0	0	8-bits 8080 parallel interface

*PS3 is set to be high internally on the FPC.*

*To set PS3 low, please remove R9 and add jumper to R10 on FPC.*









## 9.0. Block Diagram








## 10.0 TFT Panel inspection

1. Dot Defects	 $\Phi=(a+b)/2$	Classifications		Acceptable counts	
				Visible area	Non-visible area
		A grade	$\Phi \leq 0.10$ $0.10 < \Phi \leq 0.15$	Don't care 1	Don't care
B grade	$0.15 < \Phi \leq 0.2$ $0.1 < \Phi \leq 0.15$	3 5			
	2. Line Defects		Classifications		
A grade			$W \leq 0.03, L \leq 3.0$ $0.03 < W \leq 0.05, L \leq 2.0$	Don't care 1	Don't care
			B grade	$0.03 < W \leq 0.05, L \leq 3.0$	
3. Glass bur				1). $b \leq 1.0$ , and not affect outline dimension and assemble 2). Around bonding area, b must fulfill $b \leq (c-0.2)$ max	
	 Not affect outline dimension and assemble				
4. End seal dimension		1). Depth $\leq 0.2$ mm, and not enter to the visible area 2). Height $\leq 0.8$ mm 3). Length $\leq 9.0$ mm			
5. Glass edges breakage	 Breakage on step glass	Categories			
		A	If $a \leq t$ and $b \leq 1.0$ , $c$ has no limit		
		B	$a \leq t$ , $1 \leq b \leq 1.5$ , $c \leq 3$		
		C	If damage FPC contacts and /or alignment mark, then $b \leq 0.5$ , and the FPC contacts $h \leq L \times 25\%$ max		
		D	Side breakage should not damage alignment mark.		



	<p>Edge breakage</p> 	<p>b should not arrive inside of frame</p>
	<p>Breakage between upper and lower glass</p> 	<p>b should not arrive outside of frame</p>
	<p>Corner breakage</p> 	<p><math>a \leq t, \quad b \leq 2.0, \quad c \leq 3.0</math></p> <p>Corner breakage should not damage track and /or alignment mark.</p>

<u>Items</u>	<u>Position</u>	<u>Inspection Criteria</u>
6.Crack	Whole area	Not allowed
7.Surface cleanness	Step surface	The impurity which is easy to clean is allowed, glass particle is not allowed.
Remark: a: breakage thickness; b: breakage depth; c: breakage length; t: glass thickness; h: damaged FPC contact length; L: total length of FPC contacts (Unit: mm)		

## 15