CDCV857A 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS667A - APRIL 2001 - REVISED AUGUST 2002

- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 to 180 MHz
- Low Jitter (cyc-cyc): ±50 ps
- Distributes One Differential Clock Input to Ten Differential Outputs
- Three-State Outputs When the Input Differential Clocks Are <20 MHz
- Operates From Dual 2.5-V Supplies
- Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior™ BGA Package
- Consumes < 200-μA Quiescent Current
- External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks

description

The CDCV857A is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, $\overline{\text{CLK}}$) to ten differential pairs of clock outputs (Y[0:9], $\overline{\text{Y}[0:9]}$) and one differential pair of feedback clock output (FBOUT, $\overline{\text{FBOUT}}$). The clock outputs are controlled by the clock inputs (CLK, $\overline{\text{CLK}}$), the feedback clocks (FBIN, $\overline{\text{FBIN}}$), and the analog power input (AVDD). When $\overline{\text{PWRDWN}}$ is high, the outputs switch in phase and frequency with CLK. When $\overline{\text{PWRDWN}}$ is low, all outputs are disabled to high impedance state (3-state), and the PLL is shut down (low power mode). The device also enters this low power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit will detect the low frequency condition and after applying a >20 MHz input signal this detection circuit turns on the PLL again and enables the outputs.

When AV_{DD} is strapped low, the PLL is turned off and bypassed for test purposes. The CDCV857A is also able to track spread spectrum clocking for reduced EMI.


Since the CDCV857A is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV857A is characterized for operation from 0°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MicroStar Junior is a trademark of Texas Instruments Incorporated.






FUNCTION TABLE (Select Functions)

	INPUTS	3			OU ⁻	TPUTS		PLL
AV _{DD}	PWRDWN	CLK	CLK	Y[0:9]	Y[0:9]	FBOUT	FBOUT	
GND	Н	L	Н	L	Н	L	Н	Bypassed/Off
GND	Н	Н	L	Н	L	Н	L	Bypassed/Off
X	L	L	Н	Z	Z	Z	Z	Off
X	L	Н	L	Z	Z	Z	Z	Off
2.5 V (nom)	Н	L	Н	L	Н	L	Н	On
2.5 V (nom)	Н	Н	Ĺ	Н	Ĺ	Н	Ĺ	On
2.5 V (nom)	Х	<20 MHz	<20 MHz	Z	Z	Z	Z	Off

functional block diagram



Terminal Functions

Т	ERMINAL			DESCRIPTION
NAME	DGG	GQL		DESCRIPTION
AGND	17	H1		Ground for 2.5-V analog supply
AV_{DD}	16	G2		2.5-V Analog supply
CLK, CLK	13, 14	F1, F2	_	Differential clock input
FBIN, FBIN	35, 36	F5, F6	_	Feedback differential clock input
FBOUT, FBOUT	32, 33	H6, G5	0	Feedback differential clock output
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48	A3, A4, C1, C2, C5, C6, H2, H5, K3, K4		Ground
PWRDWN	37	E6	_	Output enable for Y and \overline{Y}
VDDQ	4, 11, 12, 15, 21, 28, 34, 38, 45	B3, B4, E1, E2, E5, G1, G6, J3, J4		2.5-V Supply
Y[0:9]	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	A1, B2, D1, J2, K1, A6, B5, D6, J5, K6	0	Buffered output copies of input clock, CLK
<u>Y[0:9]</u>	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	A2, B1, D2, J1, K2, A5, B6, D5, J6, K5	0	Buffered output copies of input clock, CLK

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{DDQ} , AV _{DD}	
Input voltage range, V _I (see Notes 1 and 2)	–0.5 V to V _{DDQ} 0.5 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DDQ}$)	±50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DDQ})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDO})	±50 mA
Continuous current to GND or V _{DDQ}	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	89°C/W
GQL package	137.6°C/W
Storage temperature range T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 3.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



CDCV857A 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS667A - APRIL 2001 - REVISED AUGUST 2002

recommended operating conditions (see Note 4)

			MIN	TYP	MAX	UNIT
Supply voltage, V _{DDQ} , AV _{DD}			2.3		2.7	V
Low level input veltage. Viv	CLK,	CLK, FBIN, FBIN			V _{DDQ} /2 – 0.18	V
Low level input voltage, V _{IL}	PWR	DWN	-0.3		0.7	V
High level input voltage, V _{IH}		CLK, FBIN, FBIN	V _{DDQ} /2 + 0.18			V
		DWN	1.7		V _{DDQ} + 0.3	V
DC input signal voltage (see Note 5)	-0.3		V_{DDQ}	V		
Differential input signal voltage, V _{ID} (see Note 6)	DC	CLK, FBIN	0.36		V _{DDQ} + 0.6	V
Differential input signal voltage, VID (see Note 0)	AC	CLK, FBIN	0.7		V _{DDQ} + 0.6	V
Output differential cross-voltage, VOX (see Note 7)			V _{DDQ} /2 – 0.2	V _{DDQ} /2	V _{DDQ} /2 + 0.2	V
Input differential pair cross-voltage, V _{IX} (see Note 7)			V _{DDQ} /2 – 0.2		V _{DDQ} /2 + 0.2	V
High-level output current, IOH					-12	mA
Low-level output current, IOL			12	mA		
Input slew rate, SR	1		4	V/ns		
Operating free-air temperature, TA			0		85	°C

NOTES: 4. Unused inputs must be held high or low to prevent them from floating.

- 5. DC input signal voltage specifies the allowable dc execution of differential input.
- 6. Differential input signal voltage specifies the differential voltage |VTR VCP| required for switching, where VTR is the true input level and VCP is the complementary input level.
- 7. Differential cross-point voltage is expected to track variations of VCC and is the voltage at which the differential signals must be crossing.



SCAS667A - APRIL 2001 - REVISED AUGUST 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP [†]	MAX	UNIT
٧ıK	Input voltage	All inputs	$V_{DDQ} = 2.3 V,$	I _I = -18 mA			-1.2	V
V	High lovel outp	ıt voltono	V _{DDQ} = min to max	c, I _{OH} = –1 mA	V _{DDQ} - 0.1			V
VOH	High-level outp	ut voltage	$V_{DDQ} = 2.3 V,$	I _{OH} = -12 mA	1.7			V
Vai	Low lovel outpu	Low-level output voltage		c, I _{OL} = 1 mA			0.1	V
VOL	Low-level outpo	ii voitage	$V_{DDQ} = 2.3 V,$	I_{OL} = 12 mA			0.6	V
loh	High-level outp	ut current	$V_{DDQ} = 2.3 V,$	V _O = 1 V	-18	-32		mA
loL	Low-level outpu	it current	$V_{DDQ} = 2.3 V,$	V _O = 1.2 V	26	35		mA
۷o	Output voltage	swing	Differential outputs	are terminated with	1.1		V _{DDQ} - 0.4	
Vox	Output differential cross-voltage§		120 Ω	Differential outputs are terminated with $20\;\Omega$		V _{DDQ} /2	V _{DDQ} /2 + 0.2	V
lį	Input current		$V_{DDQ} = 2.7 V,$	V _I = 0 V to 2.7 V			±10	μΑ
I _{OZ}	High-impedanc output current	e-state	V _{DDQ} = 2.7 V,	V _O = V _{DDQ} or GND			±10	μΑ
I _{DDPD}	Power down cu V _{DDQ} + AV _{DD}	rrent on	CLK and $\overline{\text{CLK}} = 0 \text{ N}$ Σ of IDD and AIDD	IHz; PWRDWN = Low;		100	200	μΑ
			Differential outputs	f _O = 180 MHz		275	330	
1	Dumamia aurran	.t on \/= = =	terminated with $120 \Omega/CL = 14 pF$	f _O = 167 MHz		250	300	A
IDD	Dynamic currer	ir on ADDO	Differential outputs	f _O = 180 MHz		225	275	mA
			terminated with $120 \Omega/CL = 0 pF$	f _O = 167 MHz		210	250	
۸۱	0 1 1 1		f _O = 180 MHz	f _O = 180 MHz			12	A
AIDD	Supply current	OU AADD	f _O = 167 MHz		8	10	mA	
Cl	Input capacitan	ce	$V_{CC} = 2.5 \text{ V}$ $V_I = V_{CC} \text{ or GND}$		2	2.5	3	pF
СО	Output capacita	ince	V _{CC} = 2.5 V	$V_O = V_{CC}$ or GND	2.5	3	3.5	pF

[†] All typical values are at respective nominal VDDQ.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
force	Operating clock frequency	60	180	MHz
fCLK	Application clock frequency] 60	100	IVITZ
	Input clock duty cycle		60%	
	Stabilization time¶ (PLL mode)		10	μs
	Stabilization time¶ (Bypass mode)		30	ns

Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



[‡] The value of V_{OC} is expected to be |VTR + VCP|/2. In case of each clock directly terminated by a 120-Ω resistor, where VTR is the true input signal voltage and VCP is the complementary input signal voltage.

[§] Differential cross-point voltage is expected to track variations of VDDQ and is the voltage at which the differential signals must be crossing.

SCAS667A - APRIL 2001 - REVISED AUGUST 2002

switching characteristics

	PARAMETER	TES	ST CONDITIONS	MIN TY	P [†] MAX	UNIT	
^t PLH [‡]	Low to high level propagation delay time	Test mod	e/CLK to any output		4.5	ns	
tPHL [‡]	High-to low level propagation delay time	Test mod	e/CLK to any output		4.5	ns	
 . 8	litter (naried) Can Figure 6	66 MHz		- 55	55	ps	
^t jit(per) [§]	Jitter (period), See Figure 6	100/133/	167/180 MHz	-35	35	ps	
4	litter (evale to evale). See Figure 2	66 MHz		-60	60		
^t jit(cc) [§]	Jitter (cycle-to-cycle), See Figure 3	100/133/	167/180 MHz	-50	50	ps	
.	Helf period itten Con Figure 7	66 MHz		-100	100	100 ps	
^t jit(hper) [§]	Half-period jitter, See Figure 7	100/133/	167/180 MHz	- 75	75		
tslr(i)	Input clock slew rate, See Figure 8			1	4	V/ns	
tslr(o)	Output clock slew rate, See Figure 8			1	2	V/ns	
			66 MHz	-180	180		
		SSC off	100/133 MHz	-130	130		
.	Dynamic phase offset (this includes jitter), See		167/180 MHz	-90	90	_	
^t d(Ø) [§]	Figure 4(b)		66 MHz	-230	230	ps	
		SSC on	100/133 MHz	-170	170		
			167/180 MHz	-100	100		
t	Statio phage offset. See Figure 4/o)	66 MHz		-150	150	— ps l	
^t (Ø)	Static phase offset, See Figure 4(a)	100/133/	167/180 MHz	-100	100		
tsk ₍₀₎ ¶	Output skew, See Figure 5				75	ps	
tr, tf	Output rise and fall times (20% – 80%)	Load: 120) Ω/14 pF	650	900	ps	

[†] All typical values are at a respective nominal V_{DDQ}.
‡ Refers to transition of noninverting output.
§ This parameter is assured by design but can not be 100% production tested.

 $[\]P$ All differential output pins are terminated with 120 $\Omega/14$ pF.

PARAMETER MEASUREMENT INFORMATION





Figure 1. IBIS Model Output Load (used for slew rate measurement)



NOTE: V(TT)= GND

Figure 2. Output Load Test Circuit





Figure 3. Cycle-to-Cycle Jitter




PARAMETER MEASUREMENT INFORMATION



(N is a large number of samples)

(a) Static Phase Offset



(b) Dynamic Phase Offset

Figure 4. Phase Offset




Figure 5. Output Skew

PARAMETER MEASUREMENT INFORMATION




Figure 6. Period Jitter




Figure 7. Half-Period Jitter




Figure 8. Input and Output Slew Rates

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCV857ADGG	NRND	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 85	CDCV857A	
CDCV857ADGGG4	NRND	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 85	CDCV857A	
CDCV857ADGGR	NRND	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 85	CDCV857A	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com 14-Oct-2022



www.ti.com 2-Apr-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV857ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 2-Apr-2022



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	CDCV857ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0





www.ti.com 2-Apr-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CDCV857ADGG	DGG	TSSOP	48	40	530	11.89	3600	4.9
CDCV857ADGGG4	DGG	TSSOP	48	40	530	11.89	3600	4.9

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated