

# TB62209FG


## Stepping Motor Driver IC Using PWM Chopper Type

The TB62209FG is a stepping motor driver driven by chopper micro-step pseudo sine wave.

The TB62209FG integrates a decoder for CLK input in micro steps as a system to facilitate driving a two-phase stepping motor using micro-step pseudo sine waves. Micro-step pseudo sine waves are optimal for driving stepping motors with low-torque ripples and at low oscillation. Thus, the TB62209FG can easily drive stepping motors with low-torque ripples and at high efficiency.

Also, TB62209FG consists of output steps by DMOS (Power MOS FET), and that makes it possible to control the output power dissipation much lower than ordinary IC with bipolar transistor output.

The IC supports Mixed Decay mode for switching the attenuation ratio at chopping. The switching time for the attenuation ratio can be switched in four stages according to the load.



Weight: 0.79 g (typ.)

### Features

- Bipolar stepping motor can be controlled by a single driver IC
- Monolithic BiCD IC
- Low ON-resistance of  $R_{on} = 0.5 \Omega$  ( $T_j = 25^\circ\text{C}$  @1.0 A: typ.)
- Built-in decoder and 4-bit DA converters for micro steps
- Built-in ISD, TSD, VDD & VM power monitor (reset) circuit for protection
- Built-in charge pump circuit (two external capacitors)
- 36-pin power flat package (HSOP36-P-450-0.65)
- Output voltage: 40 V max
- Output current: 1.8 A/phase max
- 2-phase, 1-2 (type 2) phase, W1-2 phase, 2W1-2 phase, 4W1-2 phase, or motor lock mode can be selected.
- Built-in Mixed Decay mode enables specification of four-stage attenuation ratio.
- Chopping frequency can be set by external resistors and capacitors.  
High-speed chopping possible at 100 kHz or higher.


**Note:** When using the IC, pay attention to thermal conditions.

This device is easily damaged by high static voltage, please handle with care.

This product is RoHS compatible.


## Block Diagram

### 1. Overview



## 2. LOGIC UNIT Function

The microstep electrical angle is output according to the logic of the PIN settings.




### 3. Current feedback circuit and current setting circuit

#### Function

The current setting circuit is used to set the reference voltage of the output current using the current setting decoder.

The current feedback circuit is used to output to the output control circuit the relation between the set current value and output current. This is done by comparing the reference voltage output to the current setting circuit with the potential difference generated when current flows through the current sense resistor connected between RS and VM.

The chopping waveform generator circuit to which CR is connected is used to generate clock used as reference for the chopping frequency.



Note 1:  $R_S$  COMP1: Compares the set current with the output current and outputs a signal when the output current reaches the set current.


Note 2:  $R_S$  COMP2: Compares the set current with the output current at the end of Fast mode during chopping. Outputs a signal when the set current is below the output current.

The diagram illustrates the internal architecture of the output control and protection circuitry. It is divided into several functional blocks:

- Micro-step current setting decoder circuit:** Provides a **PHASE** signal to the output control circuit.
- Chopping reference circuit:** Provides a **DECAY MODE** signal to the output control circuit.
- Output control circuit (dashed box):**
  - Receives **Current feedback circuit** and **Current setting circuit** inputs.
  - Generates **NF set current reached signal**, **RNF set current monitor signal**, **Output stop signal**, and **Charge Start**.
  - Contains a **Mixed Decay timing** block.
  - Outputs **U1**, **U2**, **L1**, and **L2** signals to the **Output circuit**.
- CR counter and CR Selector:** The **CR counter** receives **DECAY MODE** and outputs to the **CR Selector**, which then provides a signal to the **Charge Start** input of the output control circuit.
- Protection circuit (dashed box):**
  - Inputs: **STANDBY**, **Output pin**, **V<sub>M</sub>**, and **V<sub>DD</sub>**.
  - Contains **ISD circuit**, **V<sub>MR</sub> circuit**, **V<sub>DDR</sub> circuit**, and **TSD circuit**.
  - These feed into an **Internal stop signal select circuit**.
  - Outputs: **Output RESET signal** and **Micro-step current setup latch clear signal** to the **LOGIC** block.
- Charge pump circuit (dashed box):**
  - Inputs: **V<sub>DD</sub>** and **V<sub>M</sub>**.
  - Receives a **Charge pump halt signal** from the **Internal stop signal select circuit**.
  - Outputs: **V<sub>H</sub>** to the **Output circuit** and provides **Power supply for upper drive output**.
- Legend:**
  - V<sub>DDR</sub>:** V<sub>DD</sub> power on Reset
  - V<sub>MR</sub>:** V<sub>M</sub> power on Reset
  - ISD:** Current shutdown circuit
  - TSD:** Thermal shutdown circuit

2014-10-01


## 5. Output equivalent circuit




Note: The diode on the dotted line is a body diode.

## 6. Input equivalent circuit


### 1. Input circuit (CLK, TORQUE, MDT, CW/CCW)




### 2. Input circuit (RESET, ENABLE, STANDBY, DATA MODE, Drive Mode)




### 3. $V_{ref}$ input circuit



### 4. Output circuit (MO, PROTECT)



## Pin Assignment (top view)



## Pin Assignment for PWM in Data Mode

D MODE 1 → GA+ (OUT A,  $\bar{A}$ )  
 D MODE 2 → GA- (OUT A,  $\bar{A}$ )  
 D MODE 3 → GB+ (OUT B,  $\bar{B}$ )  
 CW/CCW → GB- (OUT B,  $\bar{B}$ )

Note: Pin assignment above is different at data mode and PWM.

## Pin Description 1

| Pin Number      | Pin Name         | Function                                                                 | Remarks                                                                                                                                        |
|-----------------|------------------|--------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| 1               | D MODE 1         | Motor drive mode setting pin                                             | D MODE 3, 2, 1 =<br>LLL: Same function as that of $\overline{\text{STANDBY}}$ pin<br>LLH: Motor Lock mode                                      |
| 2               | D MODE 2         |                                                                          | LHL: 2-Phase Excitation mode<br>LHH: 1-2 Phase Excitation (A) mode                                                                             |
| 3               | D MODE 3         |                                                                          | HLL: 1-2 Phase Excitation (B) mode<br>HLLH: W1-2 Phase Excitation mode<br>HHL: 2W1-2 Phase Excitation mode<br>HHH: 4W1-2 Phase Excitation mode |
| 4               | CW/CCW           | Sets motor rotation direction                                            | CW: Forward rotation<br>CCW: Reverse rotation                                                                                                  |
| 5               | V <sub>DD</sub>  | Logic power supply connecting pin                                        | Connect to logic power supply (5 V)                                                                                                            |
| 6               | V <sub>ref</sub> | Reference power supply pin for setting output current                    | Connect to supply voltage for setting current.                                                                                                 |
| 7               | NC               | Not connected                                                            | Not wired                                                                                                                                      |
| 8               | NC               | Not connected                                                            | Not wired                                                                                                                                      |
| 9               | R <sub>S B</sub> | Unit-B power supply pin<br>(connecting pin for power detection resistor) | Connect current sensing resistor between this pin and V <sub>M</sub>                                                                           |
| F <sub>IN</sub> | F <sub>IN</sub>  | FIN Logic ground pin                                                     | Connect to power ground<br>The pin functions as a heat sink. Design pattern taking heat into consideration.                                    |
| 10              | R <sub>S A</sub> | Unit-A power supply pin<br>(pin connecting power detection resistor)     | Connect current sensing resistor between this pin and V <sub>M</sub>                                                                           |
| 11              | NC               | Not connected                                                            | Not wired                                                                                                                                      |
| 12              | NC               | Not connected                                                            | Not wired                                                                                                                                      |

## Pin Assignment for PWM in Data Mode

D MODE 1 → GA+ (OUT A,  $\overline{\text{A}}$ )  
 D MODE 2 → GA- (OUT A,  $\overline{\text{A}}$ )  
 D MODE 3 → GB+ (OUT B,  $\overline{\text{B}}$ )  
 CW/CCW → GB- (OUT B,  $\overline{\text{B}}$ )

## Pin Description 2

| Pin Number | Pin Name                    | Function                                                                                              | Remarks                                                                                                                                                                                                                                      |
|------------|-----------------------------|-------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13         | V <sub>M</sub>              | Motor power supply monitor pin                                                                        | Connect to motor power supply                                                                                                                                                                                                                |
| 14         | $\overline{\text{STANDBY}}$ | All-function-initializing and Low Power Dissipation mode pin                                          | H: Normal operation<br>L: Operation halted<br>Charge pump output halted                                                                                                                                                                      |
| 15         | Ccp A                       | Pin connecting capacitor for boosting output stage drive power supply (storage side connected to GND) | Connect capacitor for charge pump (storage side) V <sub>M</sub> and V <sub>DD</sub> are generated.                                                                                                                                           |
| 16         | Ccp B                       | Pin connecting capacitor for boosting output stage drive power supply                                 | Connect capacitor for charge pump (charging side) between this pin and Ccp C                                                                                                                                                                 |
| 17         | Ccp C                       | (charging side)                                                                                       | Connect capacitor for charge pump (charging side) between this pin and Ccp B                                                                                                                                                                 |
| 18         | MO                          | Electrical angle (0°) monitor pin                                                                     | Outputs High level in 4W1-2, 2W1-2, W1-2, or 1-2 Phase Excitation mode with electrical angle of 0° (phase B: 100%, phase A: 0%)<br>In 2-Phase Excitation mode, outputs High level with electrical angle of 0° (phase B: 100%, phase A: 100%) |
| 19         | PROTECT                     | TSD operation detector pin                                                                            | Detects thermal shut down (TSD) and outputs High level                                                                                                                                                                                       |
| 20         | TORQUE 1                    | Motor torque switch setting pin                                                                       | Torque 2, 1 = HH: 100%<br>LH: 85%<br>HL: 70%<br>LL: 50%                                                                                                                                                                                      |
| 21         | TORQUE 2                    |                                                                                                       |                                                                                                                                                                                                                                              |
| 22         | OUT $\bar{A}$               | Channel $\bar{A}$ output pin                                                                          | —                                                                                                                                                                                                                                            |
| 23         | MDT 1                       | Mixed Decay mode setting pins                                                                         | MDT 2, 1 = HH: 100%<br>HL: 75%<br>LH: 37.5%<br>LL: 12.5%                                                                                                                                                                                     |
| 24         | MDT 2                       |                                                                                                       |                                                                                                                                                                                                                                              |

## Pin Description 3

| Pin Number | Pin Name      | Function                                                                    | Remarks                                                                                                                                                                                                                  |
|------------|---------------|-----------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 25         | NC            | Not connected                                                               | Not wired                                                                                                                                                                                                                |
| 26         | OUT A         | Channel A output pin                                                        | —                                                                                                                                                                                                                        |
| 27         | PGND          | Power ground pin                                                            | Connect all power ground pins and $V_{SS}$ to GND.                                                                                                                                                                       |
| $F_{IN}$   | $F_{IN}$      | Logic ground pin                                                            | The pin functions as a heat sink. Design pattern taking heat into consideration.                                                                                                                                         |
| 28         | PGND          | Power ground pin                                                            | Connect all power ground pins to GND.                                                                                                                                                                                    |
| 29         | OUT B         | Channel B output pin                                                        | —                                                                                                                                                                                                                        |
| 30         | NC            | Not connected                                                               | Not wired                                                                                                                                                                                                                |
| 31         | DATA MODE     | Clock input and PWM                                                         | H: Controls external PWM.<br>L: CLK-IN mode<br>We recommend this pin normally be used as CLK-IN mode pin (Low).<br>In PWM mode, functions such as constant current control do not operate. Fix DATA MODE at the L level. |
| 32         | RESET         | Initializes electrical angle.                                               | Forcibly initializes electrical angle.<br>At this time we recommend ENABLE pin be set to Low to prevent miss operation.<br>H: Resets electrical angle.<br>L: Normal operation                                            |
| 33         | OUT $\bar{B}$ | Channel $\bar{B}$ output pin                                                | —                                                                                                                                                                                                                        |
| 34         | ENABLE        | Output enable pin                                                           | Forcibly turns all output transistors off.                                                                                                                                                                               |
| 35         | CLK           | Inputs CLK for determining number of motor rotations.                       | Electrical angle is incremented by one for each CLK input.<br>CLK is reflected at rising edge.                                                                                                                           |
| 36         | CR            | Chopping reference frequency reference pin (for setting chopping frequency) | Determines chopping frequency.                                                                                                                                                                                           |

## 1. Function of CW/CCW

CW/CCW switches the direction of stepping motor rotation.

| Input | Function      |
|-------|---------------|
| H     | Forward (CW)  |
| L     | Reverse (CCW) |

## 2. Function of MDT X

MDT X specifies the current attenuation speed at constant current control.

The larger the rate (%), the larger the attenuation of the current. Also, the peak current value (current ripple) becomes larger. (Typical value is 37.5%.)

| MDT 2 | MDT 1 | Function                                |
|-------|-------|-----------------------------------------|
| L     | L     | 12.5% Mixed Decay mode                  |
| L     | H     | 37.5% Mixed Decay mode                  |
| H     | L     | 75% Mixed Decay mode                    |
| H     | H     | 100% Mixed Decay mode (Fast Decay mode) |

## 3. Function of TORQUE X

TORQUE X changes the current peak value in four steps. Used to change the value of the current used, for example, at startup and fixed-speed rotation.

| TORQUE 2 | TORQUE 1 | Comparator Reference Voltage |
|----------|----------|------------------------------|
| H        | H        | 100%                         |
| L        | H        | 85%                          |
| H        | L        | 70%                          |
| L        | L        | 50%                          |

## 4. Function of RESET (forced initialization of electrical angle)

With the CLK input method (decoder method), unless CLKs are counted, except MO, where the electrical angle is at that time not known. Thus, this method is used to forcibly initialize the electrical angle.

For example, it is used to change the excitation mode to another drive mode during output from MO (electrical angle = 0°).

| Input | Function                           |
|-------|------------------------------------|
| H     | Initializes electrical angle to 0° |
| L     | Normal operation                   |

## 5. Function of ENABLE (output operation)

ENABLE forcibly turns OFF all output transistors at operation.  
Data such as electrical angle and operating mode are all retained.

| Input | Function                                           |
|-------|----------------------------------------------------|
| H     | Operation enabled (active)                         |
| L     | Output halted (operation other than output active) |

## 6. Function of STANDBY

STANDBY halts the charge pump circuit (power supply booster circuit) as well as halts output.  
We recommend setting to Standby mode at power on.  
(At this time, data on the electrical angle are retained.)

| Input | Function                                                      |
|-------|---------------------------------------------------------------|
| H     | Operation enabled (active)                                    |
| L     | Output halted (Low Power Dissipation mode) Charge pump halted |

## 7. Functions of D Mode X (Excitation Mode)

|   | Excitation Mode            | D Mode 3 | D Mode 2 | D Mode 1 | Remarks                                 |
|---|----------------------------|----------|----------|----------|-----------------------------------------|
| 1 | Low Power Dissipation mode | L        | L        | L        | ( Standby mode ) Charge pump halted     |
| 2 | Motor Lock mode            | L        | L        | H        | Locks only at 0° electrical angle.      |
| 3 | 2-Phase Excitation mode    | L        | H        | L        | 45° → 135° → 225° → 315° → 45°          |
| 4 | 1-2 Phase Excitation (A)   | L        | H        | H        | 0%, 100% type 1-2 Phase Excitation      |
| 5 | 1-2 Phase Excitation (B)   | H        | L        | L        | 0%, 71%, 100% type 1-2 Phase Excitation |
| 6 | W1-2 Phase Excitation      | H        | L        | H        | 2-bit micro-step change                 |
| 7 | 2W1-2 Phase Excitation     | H        | H        | L        | 3-bit micro-step change                 |
| 8 | 4W1-2 Phase Excitation     | H        | H        | H        | 4-bit micro-step change                 |

## 8. Function of DATA MODE

DATA MODE switches external duty control (forced PWM control) and constant current CLK-IN control. In Phase mode, H-bridge can be forcibly inverted and output only can be turned off. Constant current drive including micro-step drive can only be controlled in CLK-IN mode.

| Input | Function    |
|-------|-------------|
| H     | PHASE MODE  |
| L     | CLK-IN MODE |

Note : Normally, use CLK-IN mode.

## 9. Electrical Angle Setting immediately after Initialization

In Initialize mode (immediately after RESET is released), the following currents are set.

In Low Power Dissipation mode, the internal decoder continues incrementing the electrical angle but current is not output.

Note that the initial electrical angle value in 2-Phase Excitation mode differs from that in nW1-2 (n = 0, 1, 2, 4) Phase Excitation mode.

|   | Excitation Mode            | IB (%) | IA (%) | Remarks                                                                |
|---|----------------------------|--------|--------|------------------------------------------------------------------------|
| 1 | Low Power Dissipation mode | 100    | 0      | Electrical angle incremented but no current output                     |
| 2 | Motor Lock mode            | 100    | 0      | Electrical angle incremented but no motor rotation due to no IA output |
| 3 | 2-Phase Excitation         | 100    | 100    | 45°                                                                    |
| 4 | 1-2 Phase Excitation (A)   | 100    | 0      | 0°                                                                     |
| 5 | 1-2 Phase Excitation (B)   | 100    | 0      | 0°                                                                     |
| 6 | W1-2 Phase Excitation      | 100    | 0      | 0°                                                                     |
| 7 | 2W1-2 Phase Excitation     | 100    | 0      | 0°                                                                     |
| 8 | 4W1-2 Phase Excitation     | 100    | 0      | 0°                                                                     |


Note : Where, IB = 100% and IA = 0%, the electrical angle is 0°. Where, IB = 0% and IA = 100%, the electrical angle is +90°.

## 10. Function of DATA MODE (Phase A mode used for explanation)

DATA MODE inputs the external PWM signal (duty signal) and controls the current. Functions such as constant current control and overcurrent protector do not operate.

Use this mode only when control cannot be performed in CLK-IN mode.

|     | GA+ | GA- | Output State                 |
|-----|-----|-----|------------------------------|
| (1) | L   | L   | Output off                   |
| (2) | L   | H   | A+ phase: Low A- phase: High |
| (3) | H   | L   | A+ phase: High A- phase: Low |
| (4) | H   | H   | Output off                   |



Note: Output is off at (1) and (4).

D MODE 1 → GA+ (OUT A,  $\bar{A}$ )

D MODE 2 → GA- (OUT A,  $\bar{A}$ )

D MODE 3 → GB+ (OUT B,  $\bar{B}$ )

CW/CCW → GB- (OUT B,  $\bar{B}$ )

## Absolute Maximum Ratings (Ta = 25°C)

| Characteristics                            | Symbol           | Rating                        | Unit    |
|--------------------------------------------|------------------|-------------------------------|---------|
| Logic supply voltage                       | V <sub>DD</sub>  | 7                             | V       |
| Motor supply voltage                       | V <sub>M</sub>   | 40                            | V       |
| Output current (Note 1)                    | I <sub>OUT</sub> | 1.8                           | A/phase |
| Current detect pin voltage                 | V <sub>RS</sub>  | V <sub>M</sub> ± 4.5 V        | V       |
| Charge pump pin maximum voltage (CCP1 Pin) | V <sub>H</sub>   | V <sub>M</sub> + 7.0          | V       |
| Logic input voltage (Note 2)               | V <sub>IN</sub>  | -0.4 to V <sub>DD</sub> + 0.4 | V       |
| Power dissipation                          | (Note 3)         | P <sub>D</sub>                | 1.4     |
|                                            | (Note 4)         |                               | 3.2     |
| Operating temperature                      | T <sub>opr</sub> | -40 to 85                     | °C      |
| Storage temperature                        | T <sub>stg</sub> | -55 to 150                    | °C      |
| Junction temperature                       | T <sub>j</sub>   | 150                           | °C      |

Note 1: Perform thermal calculations for the maximum current value under normal conditions. Use the IC at 1.5 A or less per phase.

The current value may be controlled according to the ambient temperature or board conditions.

Note 2: Input 7 V or less as V<sub>IN</sub>.

Note 3: Measured for the IC only. (Ta = 25°C)

Note 4: Measured when mounted on the board. (Ta = 25°C)

Ta: IC ambient temperature

T<sub>opr</sub>: IC ambient temperature when starting operation

T<sub>j</sub>: IC chip temperature during operation. T<sub>j</sub> (max) is controlled by TSD (thermal shut down circuit).

## Operating Conditions (Ta = 0 to 85°C, (Note 5))

| Characteristics            | Symbol               | Test Condition                                           | Min | Typ. | Max             | Unit |
|----------------------------|----------------------|----------------------------------------------------------|-----|------|-----------------|------|
| Power supply voltage       | V <sub>DD</sub>      | —                                                        | 4.5 | 5.0  | 5.5             | V    |
| Motor supply voltage       | V <sub>M</sub>       | V <sub>DD</sub> = 5.0 V, Ccp1 = 0.22 µF, Ccp2 = 0.022 µF | 13  | 24   | 34              | V    |
| Output current             | I <sub>OUT</sub> (1) | Ta = 25°C, per phase                                     | —   | 1.2  | 1.5             | A    |
| Logic input voltage        | V <sub>IN</sub>      | —                                                        | GND | —    | V <sub>DD</sub> | V    |
| Clock frequency            | f <sub>CLK</sub>     | V <sub>DD</sub> = 5.0 V                                  | —   | 1.0  | 150             | KHz  |
| Chopping frequency         | f <sub>chop</sub>    | V <sub>DD</sub> = 5.0 V                                  | 50  | 100  | 150             | KHz  |
| Reference voltage          | V <sub>ref</sub>     | V <sub>M</sub> = 24 V, Torque = 100%                     | 2.0 | 3.0  | V <sub>DD</sub> | V    |
| Current detect pin voltage | V <sub>RS</sub>      | V <sub>DD</sub> = 5.0 V                                  | 0   | ±1.0 | ±4.5            | V    |

Note 5: Because the maximum value of T<sub>j</sub> is 120°C, please design the maximum current to the value from which T<sub>j</sub> becomes under 120°C.

Electrical Characteristics 1 (Ta = 25°C, V<sub>DD</sub> = 5 V, V<sub>M</sub> = 24 V, unless otherwise specified)

| Characteristics                              |                  | Symbol                  | Test Circuit | Test Condition                                                                                                                      | Min       | Typ.            | Max                   | Unit |
|----------------------------------------------|------------------|-------------------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------|-----------|-----------------|-----------------------|------|
| Input voltage                                | HIGH             | V <sub>IN</sub> (H)     | —            | Data input pins                                                                                                                     | 2.0       | V <sub>DD</sub> | V <sub>DD</sub> + 0.4 | V    |
|                                              | LOW              | V <sub>IN</sub> (L)     |              |                                                                                                                                     | GND - 0.4 | GND             | 0.8                   |      |
| Input hysteresis voltage                     |                  | V <sub>IN</sub> (HIS)   | —            | Data input pins                                                                                                                     | 200       | 400             | 700                   | mV   |
| Input current                                |                  | I <sub>IN</sub> (H)     | —            | Data input pins with resistor                                                                                                       | 35        | 50              | 75                    | μA   |
|                                              |                  | I <sub>IN</sub> (H)     |              | Data input pins without resistor                                                                                                    | —         | —               | 1.0                   |      |
|                                              |                  | I <sub>IN</sub> (L)     |              |                                                                                                                                     | —         | —               | 1.0                   |      |
| Power dissipation (V <sub>DD</sub> Pin)      |                  | I <sub>DD1</sub>        | —            | V <sub>DD</sub> = 5 V (STROBE, RESET, DATA = L), RESET = L, Logic, output all off                                                   | 1.0       | 2.0             | 3.0                   | mA   |
|                                              |                  | I <sub>DD2</sub>        |              | Output OPEN, f <sub>CLK</sub> = 1.0 kHz LOGIC ACTIVE, V <sub>DD</sub> = 5 V, Charge Pump = charged                                  | 1.0       | 2.5             | 3.5                   |      |
| Power dissipation (V <sub>M</sub> Pin)       |                  | I <sub>M1</sub>         | —            | Output OPEN (STROBE, RESET, DATA = L), RESET = L, Logic, output all off, Charge Pump = no operation                                 | 1.0       | 2.0             | 3.0                   | mA   |
|                                              |                  | I <sub>M2</sub>         |              | Output OPEN, f <sub>CLK</sub> = 1 kHz LOGIC ACTIVE, V <sub>DD</sub> = 5 V, V <sub>M</sub> = 24 V, Output off, Charge Pump = charged | 2.0       | 4.0             | 5.0                   |      |
|                                              |                  | I <sub>M3</sub>         |              | Output OPEN, f <sub>CLK</sub> = 4 kHz LOGIC ACTIVE, 100 kHz chopping (emulation), Output OPEN, Charge Pump = charged                | —         | 10              | 13                    |      |
| Output standby current                       | Upper            | I <sub>OH</sub>         | —            | V <sub>RS</sub> = V <sub>M</sub> = 24 V, V <sub>OUT</sub> = 0 V, STANDBY = H, RESET = L, CLK = L                                    | -200      | -150            | —                     | μA   |
| Output bias current                          | Upper            | I <sub>OB</sub>         | —            | V <sub>OUT</sub> = 0 V, STANDBY = H, RESET = L, CLK = L                                                                             | -100      | -50             | —                     | μA   |
| Output leakage current                       | Lower            | I <sub>OL</sub>         | —            | V <sub>RS</sub> = V <sub>M</sub> = CcpA = V <sub>OUT</sub> = 24 V, LOGIC IN = ALL = L                                               | —         | —               | 1.0                   | μA   |
| Comparator reference voltage ratio           | HIGH (Reference) | V <sub>RS</sub> (H)     | —            | V <sub>ref</sub> = 3.0 V, V <sub>ref</sub> (Gain) = 1/5.0 TORQUE = (H) = 100% set                                                   | —         | 100             | —                     | %    |
|                                              | MID HIGH         | V <sub>RS</sub> (MH)    |              | V <sub>ref</sub> = 3.0 V, V <sub>ref</sub> (Gain) = 1/5.0 TORQUE = (MH) = 85% set                                                   | 83        | 85              | 87                    |      |
|                                              | MID LOW          | V <sub>RS</sub> (ML)    |              | V <sub>ref</sub> = 3.0 V, V <sub>ref</sub> (Gain) = 1/5.0 TORQUE = (ML) = 70% set                                                   | 68        | 70              | 72                    |      |
|                                              | LOW              | V <sub>RS</sub> (L)     |              | V <sub>ref</sub> = 3.0 V, V <sub>ref</sub> (Gain) = 1/5.0 TORQUE = (L) = 50% set                                                    | 48        | 50              | 52                    |      |
| Output current differential                  |                  | ΔI <sub>OUT1</sub>      | —            | Differences between output current channels                                                                                         | -5        | —               | 5                     | %    |
| Output current setting differential          |                  | ΔI <sub>OUT2</sub>      | —            | I <sub>OUT</sub> = 1000 mA                                                                                                          | -5        | —               | 5                     | %    |
| RS pin current                               |                  | I <sub>RS</sub>         | —            | V <sub>RS</sub> = 24 V, V <sub>M</sub> = 24 V, RESET = L (RESET state)                                                              | —         | 1               | 2                     | μA   |
| Output transistor drain-source ON-resistance |                  | R <sub>ON</sub> (D-S) 1 | —            | I <sub>OUT</sub> = 1.0 A, V <sub>DD</sub> = 5.0 V T <sub>j</sub> = 25°C, Drain-Source                                               | —         | 0.5             | 0.6                   | Ω    |
|                                              |                  | R <sub>ON</sub> (D-S) 1 |              | I <sub>OUT</sub> = 1.0 A, V <sub>DD</sub> = 5.0 V T <sub>j</sub> = 25°C, Source-Drain                                               | —         | 0.5             | 0.6                   |      |
|                                              |                  | R <sub>ON</sub> (D-S) 2 |              | I <sub>OUT</sub> = 1.0 A, V <sub>DD</sub> = 5.0 V T <sub>j</sub> = 105°C, Drain-Source                                              | —         | 0.6             | 0.75                  |      |
|                                              |                  | R <sub>ON</sub> (D-S) 2 |              | I <sub>OUT</sub> = 1.0 A, V <sub>DD</sub> = 5.0 V T <sub>j</sub> = 105°C, Source-Drain                                              | —         | 0.6             | 0.75                  |      |

Electrical Characteristics 2 (Ta = 25°C, V<sub>DD</sub> = 5 V, V<sub>M</sub> = 24 V, I<sub>OUT</sub> = 1.0 A)

| Characteristics | Symbol | Test Circuit | Test Condition        | Min | Typ. | Max | Unit |
|-----------------|--------|--------------|-----------------------|-----|------|-----|------|
| Chopper current | Vector | —            | $\theta_A = 90$ (016) | —   | 100  | —   | %    |
|                 |        |              | $\theta_A = 84$ (015) | —   | 100  | —   |      |
|                 |        |              | $\theta_A = 79$ (014) | 93  | 98   | —   |      |
|                 |        |              | $\theta_A = 73$ (013) | 91  | 96   | —   |      |
|                 |        |              | $\theta_A = 68$ (012) | 87  | 92   | 97  |      |
|                 |        |              | $\theta_A = 62$ (011) | 83  | 88   | 93  |      |
|                 |        |              | $\theta_A = 56$ (010) | 78  | 83   | 88  |      |
|                 |        |              | $\theta_A = 51$ (009) | 72  | 77   | 82  |      |
|                 |        |              | $\theta_A = 45$ (008) | 66  | 71   | 76  |      |
|                 |        |              | $\theta_A = 40$ (007) | 58  | 63   | 68  |      |
|                 |        |              | $\theta_A = 34$ (006) | 51  | 56   | 61  |      |
|                 |        |              | $\theta_A = 28$ (005) | 42  | 47   | 52  |      |
|                 |        |              | $\theta_A = 23$ (004) | 33  | 38   | 43  |      |
|                 |        |              | $\theta_A = 17$ (003) | 24  | 29   | 34  |      |
|                 |        |              | $\theta_A = 11$ (002) | 15  | 20   | 25  |      |
|                 |        |              | $\theta_A = 6$ (001)  | 5   | 10   | 15  |      |
|                 |        |              | $\theta_A = 0$ (000)  | —   | 0    | —   |      |

## Electrical Characteristics 3 (Ta = 25°C, VDD = 5 V, VM = 24 V, unless otherwise specified)

| Characteristics                                           | Symbol       | Test Circuit | Test Condition                                                                     | Min        | Typ.       | Max        | Unit |
|-----------------------------------------------------------|--------------|--------------|------------------------------------------------------------------------------------|------------|------------|------------|------|
| Vref input voltage                                        | Vref         | 9            | VM = 24 V, VDD = 5 V, STANDBY = H, RESET = L, Output on, CLK = 1 kHz               | 2.0        | —          | VDD        | V    |
| Vref input current                                        | Iref         | 9            | STANDBY = H, RESET = L, Output on, VM = 24 V, VDD = 5 V, Vref = 3.0 V              | 20         | 35         | 50         | μA   |
| Vref attenuation ratio                                    | Vref (GAIN)  | —            | VM = 24 V, VDD = 5 V, STANDBY = H, RESET = L, Output on, Vref = 2.0 to VDD - 1.0 V | 1/4.8      | 1/5.0      | 1/5.2      | —    |
| TSD temperature (Note 1)                                  | TjTSD        | —            | VDD = 5 V, VM = 24 V                                                               | 130        | —          | 170        | °C   |
| TSD return temperature difference (Note 1)                | ΔTjTSD       | —            | TjTSD = 130 to 170°C                                                               | TjTSD - 50 | TjTSD - 35 | TjTSD - 20 | °C   |
| VDD return voltage                                        | VDDR         | 10           | VM = 24 V, STANDBY = H                                                             | 2.0        | 3.0        | 4.0        | V    |
| VM return voltage                                         | VMR          | 11           | VDD = 5 V, STANDBY = H                                                             | 2.0        | 3.5        | 5.0        | V    |
| Over current protected circuit operation current (Note 2) | ISD          | —            | VDD = 5 V, VM = 24 V                                                               | —          | 3.0        | —          | A    |
| High temperature monitor pin output current               | Iprotect     | 12           | VDD = 5 V, TSD = operating condition                                               | 1.0        | 3.0        | 5.0        | mA   |
| Electrical angle monitor pin output current               | IMO          | 12           | VDD = 5 V, electrical angle = 0° (IB = 100%, IA = 0%)                              | 1.0        | 3.0        | 5.0        | mA   |
| High temperature monitor pin output voltage               | Vprotect (H) | 12           | VDD = 5 V, TSD = operating condition                                               | —          | —          | 5.0        | V    |
|                                                           | Vprotect (L) | —            | VDD = 5 V, TSD = not operating condition                                           | 0.0        | —          | —          |      |
| Electrical angle monitor pin output voltage               | VMO2 (H)     | 12           | VDD = 5 V, electrical angle = except 0° (IB = 100%, IA = Except 0% set)            | —          | —          | 5.0        | V    |
|                                                           | VMO2 (L)     | —            | VDD = 5 V, electrical angle = 0° (IB = 100%, IA = 0%)                              | 0.0        | —          | —          |      |

### Note 1: Thermal shut down circuit (TSD)

When the IC junction temperature reaches the specified value and the TSD circuit is activated, the internal reset circuit is activated switching the outputs of both motors to off.

When the temperature is set between 130°C (min) to 170°C (max), the TSD circuit operates. When the TSD is activated, the output of motors is stopped until the stand-by function is reset.

When the TSD circuit is activated, the charge pump is halted, and PROTECT pin outputs VDD voltage.

Even if the TSD circuit is activated and Standby goes H → L → H instantaneously, the IC is not reset until the IC junction temperature drops -20°C (typ.) below the TSD operating temperature (hysteresis function).

### Note 2: Overcurrent protection circuit (ISD)

When current exceeding the specified value flows to the output, the internal reset circuit is activated, and the ISD turns off the output.

Until the Standby signal goes Low to High, the overcurrent protection circuit remains activated.

During ISD, IC turns Standby mode and the charge pump halts.

**AC Characteristics ( $T_a = 25^\circ\text{C}$ ,  $V_M = 24\text{ V}$ ,  $V_{DD} = 5\text{ V}$ ,  $6.8\text{ mH}/5.7\Omega$ )**


| Characteristics                                    | Symbol                                                           | Test Circuit | Test Condition                                                                                                                                                                                  | Min | Typ. | Max | Unit          |
|----------------------------------------------------|------------------------------------------------------------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|-----|---------------|
| Clock frequency                                    | $f_{\text{CLK}}$                                                 | —            | —                                                                                                                                                                                               | —   | —    | 120 | kHz           |
| Minimum clock pulse width                          | $t_w (t_{\text{CLK}})$                                           | —            | —                                                                                                                                                                                               | 100 | —    | —   | ns            |
|                                                    | $t_{wp}$                                                         | —            | —                                                                                                                                                                                               | 50  | —    | —   |               |
|                                                    | $t_{wn}$                                                         | —            | —                                                                                                                                                                                               | 50  | —    | —   |               |
| Output transistor switching characteristic         | $t_r$                                                            | —            | Output Load: $6.8\text{ mH}/5.7\Omega$                                                                                                                                                          | —   | 100  | —   | ns            |
|                                                    | $t_f$                                                            | —            | —                                                                                                                                                                                               | —   | 100  | —   |               |
|                                                    | $t_{pLH}$                                                        | —            | CLK to OUT                                                                                                                                                                                      | —   | 1000 | —   |               |
|                                                    | $t_{pHL}$                                                        | —            | Output Load: $6.8\text{ mH}/5.7\Omega$                                                                                                                                                          | —   | 2000 | —   |               |
|                                                    | $t_{pLH}$                                                        | —            | CR to OUT                                                                                                                                                                                       | —   | 500  | —   |               |
|                                                    | $t_{pHL}$                                                        | —            | Output Load: $6.8\text{ mH}/5.7\Omega$                                                                                                                                                          | —   | 1000 | —   |               |
| Transistor switching characteristics (MO, PROTECT) | $t_r$                                                            | —            | —                                                                                                                                                                                               | —   | 20   | —   | ns            |
|                                                    | $t_f$                                                            | —            | —                                                                                                                                                                                               | —   | 20   | —   |               |
|                                                    | $t_{pLH}$                                                        | —            | —                                                                                                                                                                                               | —   | 20   | —   |               |
|                                                    | $t_{pHL}$                                                        | —            | —                                                                                                                                                                                               | —   | 20   | —   |               |
| Noise rejection dead band time                     | $t_{\text{BRANK}}$                                               | —            | $I_{\text{OUT}} = 1.0\text{ A}$                                                                                                                                                                 | 200 | 300  | 400 | ns            |
| CR reference signal oscillation frequency          | $f_{\text{CR}}$                                                  | —            | $C_{\text{osc}} = 560\text{ pF}$ , $R_{\text{osc}} = 3.6\text{ k}\Omega$                                                                                                                        | —   | 800  | —   | kHz           |
| Chopping frequency range                           | $f_{\text{chop}} (\text{min})$<br>$f_{\text{chop}} (\text{max})$ | —            | $V_M = 24\text{ V}$ , $V_{DD} = 5\text{ V}$ ,<br>Output ACTIVE ( $I_{\text{OUT}} = 1.0\text{ A}$ )<br>Step fixed, $C_{cp1} = 0.22\text{ }\mu\text{F}$ ,<br>$C_{cp2} = 0.022\text{ }\mu\text{F}$ | 40  | 100  | 150 | kHz           |
| Chopping frequency                                 | $f_{\text{chop}}$                                                | —            | Output ACTIVE ( $I_{\text{OUT}} = 1.0\text{ A}$ ),<br>CR CLK = 800 kHz                                                                                                                          | —   | 100  | —   | kHz           |
| Charge pump rise time                              | $t_{\text{ONG}}$                                                 | —            | $C_{cp} = 0.22\text{ }\mu\text{F}$ , $C_{cp} = 0.022\text{ }\mu\text{F}$<br>$V_M = 24\text{ V}$ , $V_{DD} = 5\text{ V}$ ,<br>STANDBY = ON L $\rightarrow$ H                                     | —   | 100  | 200 | $\mu\text{s}$ |

## 11. Current Waveform and Setting of Mixed Decay Mode


At constant current control, in current amplitude (pulsating current) Decay mode, a point from 0 to 3 can be set using 2-bit parallel data.

NF is the point where the output current reaches the set current value. RNF is the timing for monitoring the set current.

The smaller the MDT value, the smaller the current ripple (peak current value). Note that current decay capability deteriorates.




- Current value in increasing (Sine wave)




Note: The above charts are schematics. The actual current transient responses are curves.


### 13. MIXED DECAY MODE waveform (Current Waveform)




- When NF is after MIXED DECAY TIMING



- In MIXED DECAY MODE, when the output current > the set current value




# 14. FAST DECAY MODE waveform



The output current to the motor is in supply voltage mode after the current value set by  $V_{ref}$ ,  $R_{RS}$ , or Torque reached at the set current value.

### 15. CLK SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT waveform (When CLK signal is input in SLOW DECAY MODE)

When CLK signal is input, the chopping counter (CR-CLK counter) is forced to reset at the next CR-CLK



timing.


Because of this, compared with a method in which the counter is not reset, response to the input data is faster.

The delay time, the theoretical value in the logic portion, is expected to be a one-cycle CR waveform: 5  $\mu$ s at 100 kHz CHOPPING.


When the CR counter is reset due to CLK signal input, CHARGE MODE is entered momentarily due to current comparison.

Note: In FAST DECAY MODE, too, CHARGE MODE is entered momentarily due to current comparison.


16. CLK SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT waveform  
(When CLK signal is input in CHARGE MODE)



# 17. CLK SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT waveform (When CLK signal is input in FAST DECAY MODE)




18. CLK SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT waveform  
(When CLK signal is input in 2 EXCITATION MODE)



## Current Discharge Path when ENABLE=L Input During Operation

In Slow Mode, when all output transistors are forced to switch off, coil energy is discharged in the following MODES:


Note: Parasitic diodes are located on dotted lines. In normal MIXED DECAY MODE, the current does not flow to the parasitic diodes.



As shown in the figure at above, an output transistor has parasitic diodes.

To discharge energy from the coil, each transistor is switched on allowing current to flow in the reverse direction to that of normal operation. As a result, the parasitic diodes are not used. If all the output transistors are forced to switch off, the energy of the coil is discharged via the parasitic diodes.

Output Transistor Operating Mode




Output Transistor Operation Functions

| CLK    | U1  | U2  | L1  | L2  |
|--------|-----|-----|-----|-----|
| CHARGE | ON  | OFF | OFF | ON  |
| SLOW   | OFF | OFF | ON  | ON  |
| FAST   | OFF | ON  | ON  | OFF |

Note: The above table is an example where current flows in the direction of the arrows in the above figures. When the current flows in the opposite direction of the arrows, see the table below.

| CLK    | U1  | U2  | L1  | L2  |
|--------|-----|-----|-----|-----|
| CHARGE | OFF | ON  | ON  | OFF |
| SLOW   | OFF | OFF | ON  | ON  |
| FAST   | ON  | OFF | OFF | ON  |

## Power Supply Sequence (Recommended)



Note 1: If the  $V_{DD}$  drops to the level of the  $V_{DDR}$  or below while the specified voltage is input to the  $V_M$  pin, the IC is internally reset.

This is a protective measure against malfunction. Likewise, if the  $V_M$  drops to the level of the  $V_{MR}$  or below while regulation voltage is input to the  $V_{DD}$ , the IC is internally reset as a protective measure against malfunction.

To avoid malfunction, when turning on  $V_M$  or  $V_{DD}$ , to input the  $\overline{\text{Standby}}$  signal at the above timing is recommended.

It takes time for the output control charge pump circuit to stabilize. Wait up to  $t_{ONG}$  time after power on before driving the motors.

Note 2: When the  $V_M$  value is between 3.3 to 5.5 V, the internal reset is released, thus output may be on. In such a case, the charge pump cannot drive stably because of insufficient voltage. The  $\overline{\text{Standby}}$  state should be maintained until  $V_M$  reaches 13 V or more.

Note 3: Since  $V_{DD} = 0$  V and  $V_M =$  voltage within the rating are applied, output is turned off by internal reset. At that time, a current of several mA flows due to the Pass between  $V_M$  and  $V_{DD}$ . When voltage increases on  $V_{DD}$  output, make sure that specified voltage is input.

## How to Calculate Set Current

This IC controls constant current in CLK-IN mode.

At that time, the maximum current value (set current value) can be determined by setting the sensing resistor ( $R_{RS}$ ) and reference voltage ( $V_{ref}$ ).

1/5.0 is  $V_{ref}$  (gain):  $V_{ref}$  attenuation ratio. (For the specifications, see the electrical characteristics.)

For example, when inputting  $V_{ref} = 3\text{ V}$  and torque = 100% to output  $I_{OUT} = 0.8\text{ A}$ ,  $R_{RS} = 0.75\ \Omega$  (0.5 W or more) is required.

## How to Calculate the Chopping and OSC Frequencies

At constant current control, this IC chops frequency using the oscillation waveform (saw tooth waveform) determined by external capacitor and resistor as a reference.

The TB62209FG requires an oscillation frequency of eight times the chopping frequency.

The oscillation frequency is calculated as follows:

$$f_{CR} = \frac{1}{0.523 \times (C \times R + 600 \times C)}$$

For example, when  $C_{osc} = 560\text{ pF}$  and  $R_{osc} = 3.6\text{ k}\Omega$  are connected,  $f_{CR} = 813\text{ kHz}$ .

At this time, the chopping frequency  $f_{chop}$  is calculated as follows:

$$f_{chop} = f_{CR}/8 = 101\text{ kHz}$$

When determining the chopping frequency, make the setting taking the above into consideration.

## IC Power Dissipation

IC power dissipation is classified into two: power consumed by transistors in the output block and power consumed by the logic block and the charge pump circuit.

- Power consumed by the Power Transistor (calculated with  $R_{ON} = 0.60\ \Omega$ )

In Charge mode, Fast Decay mode, or Slow Decay mode, power is consumed by the upper and lower transistors of the H bridges.

The following expression expresses the power consumed by the transistors of an H bridge.

$$P(\text{out}) = 2 (T_r) \times I_{OUT} (A) \times V_{DS} (V) = 2 \times I_{OUT}^2 \times R_{ON} \dots \dots \dots (1)$$

The average power dissipation for output under 4-bit micro step operation (phase difference between phases A and B is  $90^\circ$ ) is determined by expression (1).

Thus, power dissipation for output per unit is determined as follows (2) under the conditions below.

$$R_{ON} = 0.60\ \Omega \text{ (@ } 1.0\text{ A)}$$

$$I_{OUT} (\text{Peak: max}) = 1.0\text{ A}$$

$$V_M = 24\text{ V}$$

$$V_{DD} = 5\text{ V}$$

$$P(\text{out}) = 2 (T_r) \times 1.0^2 (A) \times 0.60 (\Omega) = 1.20 (W) \dots \dots \dots (2)$$

Power consumed by the logic block and IM

The following standard values are used as power dissipation of the logic block and IM at operation.

$$I(\text{LOGIC}) = 2.5\text{ mA (typ.)}$$

$$I(I_{M3}) = 10.0\text{ mA (typ.): operation/unit}$$

$$I(I_{M1}) = 2.0\text{ mA (typ.): stop/unit}$$

The logic block is connected to  $V_{DD}$  (5 V). IM (total of current consumed by the circuits connected to  $V_M$  and current consumed by output switching) is connected to  $V_M$  (24 V). Power dissipation is calculated as follows:

$$P(\text{Logic\&IM}) = 5 (V) \times 0.0025 (A) + 24 (V) \times 0.010 (A) = 0.25 (W) \dots \dots \dots (3)$$

Thus, the total power dissipation (P) is

$$P = P(\text{out}) + P(\text{Logic\&IM}) = 1.45 (W)$$

Power dissipation at standby is determined as follows:

$$P(\text{standby}) + P(\text{out}) = 24 (V) \times 0.002 (A) + 5 (V) \times 0.0025 (A) = 0.06 (W)$$

For thermal design on the board, evaluate by mounting the IC.

Test Waveforms






Figure 1 Timing Waveforms and Names




**OSC-charge delay:**

Because the rising edge level of the OSC waveform is used for converting the OSC waveform to the internal CR CLK, a delay of up to 1.25 ns (@ $f_{chop} = 100$  kHz:  $f_{CR} = 400$  kHz) occurs between the OSC waveform and the internal CR CLK.



**Figure 2 Timing Waveforms and Names (CR and output)**

## Relationship between Drive Mode Input Timing and MO




## Reflecting Points of Signals


|                                                                                                                       | Point where Drive Mode Setting Reflected (area of 1 in figure) | CW/CCW                      |
|-----------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-----------------------------|
| 2-Phase Excitation mode                                                                                               | 45° (MO)<br>Before half-clock of phase B = phase A = 100%      | At rising edge of CLK input |
| 1-2 Phase Excitation mode<br>W1-2 Phase Excitation mode<br>2W1-2 Phase Excitation mode<br>4W1-2 Phase Excitation mode | 0° (MO)<br>Before half-clock of phase B = 100%                 | At rising edge of CLK input |

Other parallel set signals can be changed at any time (they are reflected immediately).

## Recommended Point for Switching Drive Mode



## $P_D - T_a$ (Package power dissipation)




(1) HSOP36  $R_{th(j-a)}$  (96°C/W)

(2) When mounted on the board (140 mm × 70 mm × 1.6 mm: 38°C/W: typ.)

Note:  $R_{th(j-a)}$ : 8.5°C/W

**Relationship between  $V_M$  and  $V_H$  (charge pump voltage)**



Note:  $V_{DD} = 5$  V


$C_{cp1} = 0.22 \mu F$ ,  $C_{cp2} = 0.022 \mu F$ ,  $f_{chop} = 150$  kHz

(Be aware the temperature changes of capacitance of charge pump capacitor.)


The diagram shows a circuit for a gate block. A dashed box encloses the main power and switching components. Outside the box, a **Comparator & Controller** block is connected to  $V_{DD} = 5\text{ V}$  and provides an **Output H switch** signal. Inside the dashed box, the circuit includes a resistor  $R_{RS}$  connected to  $V_M = 24\text{ V}$ , which then connects to a node  $V_H$ . A resistor  $R_S$  is connected between  $V_{DD}$  and  $V_H$ . A current  $i_2$  flows from  $V_H$  through a switch (controlled by the **Output H switch**) to the gate of a PMOS transistor  $T_{r1}$ . The source of  $T_{r1}$  is connected to ground. The drain of  $T_{r1}$  is connected to a node that also branches to a Zener diode  $V_Z$  (cathode to ground) and a diode  $Di_3$  (cathode to ground). The other end of  $Di_3$  is connected to a resistor  $R_1$ , which then connects to a node labeled (1). This node (1) is also connected to a diode  $Di_1$  (anode to node (1), cathode to node (2)) and a capacitor  $C_{cp\ 2} = 0.022\ \mu\text{F}$ . Node (2) is connected to a diode  $Di_2$  (anode to node (2), cathode to node (1)) and a capacitor  $C_{cp\ 1} = 0.22\ \mu\text{F}$ . The other end of  $Di_2$  is connected to a node labeled (2), which is also connected to a capacitor  $C_{cp\ B}$ . The other end of  $C_{cp\ B}$  is connected to a node labeled (1), which is also connected to a capacitor  $C_{cp\ A}$ . The other end of  $C_{cp\ A}$  is connected to  $V_H$ . The current  $i_1$  is indicated as flowing from  $V_H$  through the capacitors and diodes. The current  $i_2$  is indicated as flowing from  $V_H$  through the switch and  $T_{r1}$ .

$V_H = V_M + V_{DD} = \text{charge pump voltage}$   
 $i_1 = \text{charge pump current}$   
 $i_2 = \text{gate block power dissipation}$

- Initial charging
  - (1) When RESET is released,  $T_{r1}$  is turned ON and  $T_{r2}$  turned OFF. Ccp 2 is charged from  $V_M$  via Di1.
  - (2)  $T_{r1}$  is turned OFF,  $T_{r2}$  is turned ON, and Ccp 1 is charged from Ccp 2 via Di2.
  - (3) When the voltage difference between  $V_M$  and  $V_H$  (Ccp A pin voltage = charge pump voltage) reaches  $V_{DD}$  or higher, operation halts (Steady state).
- Actual operation
  - (4) Ccp 1 charge ( $i_2$ ) is used at  $f_{chop}$  switching and the  $V_H$  potential drops.
  - (5) Charges up by (1) and (2) above.



## Charge Pump Rise Time

 **$t_{ONG}$ :**

Time taken for capacitor Ccp 2 (charging capacitor) to fill up Ccp 1 (storing capacitor) to  $V_M + V_{DD}$  after a reset is released.

The internal IC cannot drive the gates correctly until the voltage of Ccp 1 reaches  $V_M + V_{DD}$ . Be sure to wait for  $t_{ONG}$  or longer before driving the motors.

Basically, the larger the Ccp 1 capacitance, the smaller the voltage fluctuation, though the initial charge up time is longer.

The smaller the Ccp 1 capacitance, the shorter the initial charge-up time but the voltage fluctuation is larger.


Depending on the combination of capacitors (especially with small capacitance), voltage may not be sufficiently boosted.

When the voltage does not increase sufficiently, output DMOS  $R_{ON}$  turns lower than the normal, and it raises the temperature.

Thus, use the capacitors under the capacitor combination conditions (Ccp 1 = 0.22  $\mu F$ , Ccp 2 = 0.022  $\mu F$ ) recommended by Toshiba.

## External Capacitor for Charge Pump

When driving the stepping motor with  $V_{DD} = 5\text{ V}$ ,  $f_{chop} = 150\text{ kHz}$ ,  $L = 10\text{ mH}$  under the conditions of  $V_M = 13\text{ V}$  and  $1.5\text{ A}$ , the logical values for Ccp 1 and Ccp 2 are as shown in the graph below:





Choose Ccp 1 and Ccp 2 to be combined from the above applicable range. We recommend Ccp 1:Ccp 2 at 10:1 or more. (If our recommended values (Ccp1 = 0.22 μF, Ccp 2 = 0.022 μF) are used, the drive conditions in the specification sheet are satisfied. (There is no capacitor temperature characteristic as a condition.)

When setting the constants, make sure that the charge pump voltage is not below the specified value and set the constants with a margin (the larger Ccp 1 and Ccp 2, the more the margin).

Some capacitors exhibit a large change in capacitance according to the temperature. Make sure the above capacitance is obtained under the usage environment temperature.

- (1) Low Power Dissipation mode  
Low Power Dissipation mode turns off phases A and B, and also halts the charge pump.  
Operation is the same as that when the  $\overline{\text{STANDBY}}$  pin is set to Low.
- (2) Motor Lock mode  
Motor Lock mode turns phase B output only off with phase A off.  
From reset, with  $I_A = 0$  and  $I_B = 100\%$ , the normal 4W1-2 phase operating current is output.  
Use this mode when you want to hold (lock) the rotor at any desired value.
- (3) 2-Phase Excitation mode





Electrical angle  $360^\circ = 4 \text{ CLKs}$



**Note:** 2-phase excitation has a large load change due to motor induced electromotive force. If a mode in which the current attenuation capability (current control capability) is small is used, current increase due to induced electromotive force may not be suppressed. In such a case, use a mode in which the mixed decay ratio is large.

We recommend 37.5% Mixed Decay mode as the initial value (general condition).

(4) 1-2 Phase Excitation mode (a)




(5) 1-2 Phase Excitation mode (b)




Electrical angle  $360^{\circ} = 8 \text{ CLK}$

(6) W1-2 Phase Excitation mode





W1-2 Phase Excitation Mode  
(2-bit micro step)




Electrical angle  $360^{\circ} = 16 \text{ CLK}$

(7) 2W1-2 Phase Excitation mode




Electrical angle  $360^{\circ} = 32 \text{ CLK}$

(8) 4W1-2 Phase Excitation mode



Electrical angle  $360^\circ = 64 \text{ CLK}$


## 4-Bit Micro Step Output Current Vector Locus (Normalizing each step to 90°)



For input data, see the current function examples.

## Application Circuit (example)

The values for the devices are all recommended values. For values under each input condition, see the above-mentioned recommended operating conditions.



Note: Adding bypass capacitors is recommended.

Make sure that GND wiring has only one contact point, and to design the pattern that allows the heat radiation.

To control setting pins in each mode by SW, make sure to pull down or pull up them to avoid high impedance.


To input the data, see the section on the recommended input data. Please use DATA MODE fixed at the L level.

Careful attention should be paid to the layout of the output, VDD(VM) and GND traces, to avoid short circuits across output pins or to the power supply or ground. If such a short circuit occurs, the device may be permanently damaged.

## Package Dimensions

HSOP36-P-450-0.65

Unit: mm



Weight: 0.79 g (typ.)

**Notes on Contents****1. Block Diagrams**

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

**2. Equivalent Circuits**

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

**3. Timing Charts**

Timing charts may be simplified for explanatory purposes.

**4. Application Examples**

The application examples provided in this data sheet are provided for reference only. Thorough evaluation and testing should be implemented when designing your application's mass production design.

In providing these application examples, Toshiba does not grant the use of any industrial property rights.

**5. Test Circuits**

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

**IC Usage Considerations****Notes on handling of ICs**

- [1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.  
Exceeding the rating(s) may cause breakdown, damage or deterioration of the device, which may result in injury by explosion or combustion.
- [2] Do not insert devices incorrectly or in the wrong orientation.  
Make sure that the positive and negative terminals of power supplies are connected properly.  
Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause breakdown, damage or deterioration of the device, which may result in injury by explosion or combustion.  
In addition, do not use any device that has had current applied to it while inserted incorrectly or in the wrong orientation even once.
- [3] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in the event of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow. Such a breakdown can lead to smoke or ignition. To minimize the effects of a large current flow in the event of breakdown, fuse capacity, fusing time, insertion circuit location, and other such suitable settings are required.
- [4] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.  
For ICs with built-in protection functions, use a stable power supply with. An unstable power supply may cause the protection function to not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.

- [5] Carefully select power amp, regulator, or other external components (such as inputs and negative feedback capacitors) and load components (such as speakers).

If there is a large amount of leakage current such as input or negative feedback capacitors, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

## Points to remember on handling of ICs

### (1) Over current Protection Circuit

Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.

### (2) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

### (3) Heat Dissipation Design

In using an IC with large current flow such as a power amp, regulator or driver, please design the device so that heat is appropriately dissipated, not to exceed the specified junction temperature ( $T_j$ ) at any time or under any condition. These ICs generate heat even during normal use. An inadequate IC heat dissipation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into consideration the effect of IC heat dissipation on peripheral components.

### (4) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in your system design.

## RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**