Product Preview

Ac-Dc Active Clamp Flyback PWM IC

The NCP1568 is a highly integrated Ac-Dc PWM controller designed to implement an active clamp flyback topology. NCP1568 employs a proprietary variable frequency algorithm to enable zero voltage switching (ZVS) of Super-Junction or GaN FETs across line, load, and output conditions. The ZVS feature increases power density of a power converter by increasing the operating frequency while achieving high efficiency. The Active Clamp Flyback (ACF) operation simplifies EMI filter design to avoid interference with other sensitive circuits in the system. The NCP1568 features a HV startup circuit, a strong low side driver, and a 5 V logic level driver for the active clamp FET. The NCP1568 is suitable for a variety of applications including Ac-Dc adapters, industrial, telecom, lighting, and other applications where power density is an important requirement.

The NCP1568 also features multimode operation and transitions from ACF mode to Discontinuous Conduction Mode (DCM) to meet regulatory requirements from around the world. The NCP1568 further implements skip in standby mode, resulting in excellent standby power. The combination of flexible control scheme and user programmable features allow the use of NCP1568 with Super–Junction MOSFETs (Si) and Gallium Nitride (GaN) FETs.



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



TSSOP-16 DT SUFFIX CASE 948BW



NCP1568 = Specific Device Code

A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 40 of this data sheet.

Features

- Topology and Control Scheme
 - Active Clamp Flyback Topology Aids in ZVS
 - Proprietary Multi-Mode Operation to Enhance Light Load Efficiency
 - Proprietary Adaptive ZVS Allows High Frequency Operation while Reducing EMI
 - Inbuilt Adaptive Dead-Time for Both Main and Active Clamp FETs
 - Peak Current-Mode Control with Inbuilt Slope Compensation with Options
 - Flexible Control Scheme and Programmability Allow for Configuration with Either External Silicon or GaN FETs
- DCM and Light Load Operation
 - Customer Programmable Optional Transition to DCM
 - Integrated Frequency Foldback with Minimum Frequency Clamp for Highest Performance in Standby Mode
 - Minimum Frequency Clamp and Quiet Skip Eliminates Audible Noise
 - ◆ Standby Power < 30 mW

- Integrated HV and Startup Circuits
 - ◆ 700 V Startup Circuit
 - ◆ AC Line Brownout Detect and Integrated X2 Capacitor Discharge
- Drivers
 - 0.87 A/1.2 A Source/Sink for Low Side
 - ◆ 40 mA/100 mA Active Clamp Driver Output
- Oscillator
 - Programmable Frequency from 100 kHz to 1 MHz
 - Internal Soft-Start Timer with 4 Options
- Protection
 - Dedicated FLT Pin Compatible with a Thermistor
 - Adjustable Over Power Protection (OPP)
 - Option for Auto-Recovery and Latched in Various Faults
 - Internal Thermal Shutdown

Applications

- USB Power Delivery
- Notebook Adapters
- High Density Chargers
- Industrial Power Supplies

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




Figure 1. Typical Application for the NCP1568 Active Clamp Flyback




Figure 2. Pinout

Table 1. PIN FUNCTIONAL DESCRIPTION

Pin Out Controller		
Option	Name	Function
1	HV	Input to the HV startup circuit. Information derived from HV pin is also used for BO detection, AC line presence detection, over power protection, and X2 discharge.
2,3,14,15	-	Removed for creepage and clearance compliance.
4	FLT	The controller enters fault mode if the voltage of this pin is pulled above or below the fault thresholds.
5	RT	A resistor from the RT pin to ground sets the minimum frequency of the internal oscillator.
6	DTH	A resistor to ground sets the ACF to DCM transition threshold.
7	FB	Feedback input allows direct connection to an opto-coupler and is pulled up with an internal resistor and current source.
8	CS	Current sense input. A CS resistor connected between the source of the power FET and the GND provides primary current information to the IC.
9	GND	Ground reference.
10	LDRV	Low-side drive output. Clamped to 12 V output.
11	V _{CC}	Supply input. At startup, an internal HV current charges the V_{CC} capacitor. Once the power stage is enabled, an auxiliary winding supplies current to the V_{CC} capacitor and the internal HV current source is turned-off.
12	ADRV	ADRV is the 5 V alternate ground based high side driver signal.
13	ATH	A resistor to ground sets the DCM to ACF transition threshold.
16	SW	Connect to SW node used for adaptive dead-time control and ZVS based frequency modulation.




Figure 3. Block Diagram

Table 2. MAXIMUM RATINGS

Rating	Symbol	Value	Unit
High Voltage Startup Circuit Input Voltage	V _{HV(MAX)}	-0.3 to 700	V
High Voltage Startup Circuit Input Current	I _{HV(MAX)}	20	mA
Supply Input Voltage	V _{CC(MAX)}	-0.3 to 30	V
Supply Input Current	I _{CC(MAX)}	30	mA
Supply Input Voltage Slew Rate	dV _{CC} /dt	25	mV/μs
SW Pin to GND	V _{SW(MAX)}	-1 to 700	V
SW Pin Circuit Input Current	I _{SW(MAX)}	1	mA
ADRV Pin to GND	V _{ADRV}	-0.3 V to 5.5	V
ADRV Driver Maximum Current	I _{ADRV(SRC)} I _{ADRV(SNK)}	130 190	mA
Low Side Driver Voltage (Note 1)	V_{DRV}	-0.3 V to V _{DRV(high)}	V
Maximum Input Voltage ATH	V _{ATH(MAX)}	0.3 V to 5.5	V
Maximum Input Current ATH	I _{ATH(MAX)}	10	mA
Maximum Input Voltage DTH	V _{DTH(MAX)}	0.3 V to 5.5	V
Maximum Input Current DTH	I _{DTH(MAX)}	10	mA
Current Sense Input Voltage	V _{CS}	-0.3 to 5.5	V
Current Sense Input Current	I _{CS}	10	mA
Maximum Input Voltage (Other Pins: FB, RT, FLT)	V_{MAX}	-0.3 to 30	V
Maximum Input Current (Other Pins: FB, RT, FLT)	I _{MAX}	27	mA
Operating Junction Temperature	TJ	-40 to 125	°C
Storage Temperature Range	T _{STG}	-60 to 150	°C
Power Dissipation (T_A = 25°C, 1 Oz Cu, 0.231 Sq Inch Printed Circuit Copper Clad) TBD Suffix, Plastic Package TSSOP16	P _{D(MAX)}	833	mW
Thermal Resistance, Junction to Ambient 1 Oz Cu Printed Circuit Copper Clad) TBD Suffix, Plastic Package TSSOP16	$R_{ hetaJA}$	150	°C/W
ESD Capability Human Body Model per JEDEC Standard JESD22-A114F Human Body Model per JEDEC Standard JESD22-A114F SW Pin Charge Device Model per JEDEC Standard JESD22-C101F. Latch-Up Protection per JEDEC Standard JESD78E		2000 1500 1000 ±100	V V V mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. RECOMMENDED OPERATING CONDITIONS

Description		Min	Тур	Max	Units
V _{CC} operating voltage	V _{CC}	10	16	27	V
Operating Junction temperature	Jc	-40		125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Maximum driver voltage is limited by the driver clamp voltage, V_{DRV(high)}, when V_{CC} exceeds the driver clamp voltage. Otherwise, the maximum driver voltage is V_{CC}.

Table 4. ELECTRICAL CHARACTERISTICS: (V_{CC} = 12 V, V_{HV} = 120 V, V_{FLT} = open, V_{FB} = 2 V, RT1= 33 kΩ, V_{CS} = 0 V, C_{VCC} = 100 nF, A_{DRV} = 1.00 pF, L_{DRV} = 1.5 nF for typical values T_J = 25°C, for min/max values, T_J is -40°C to 125°C, unless otherwise noted)

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
START-UP AND SUPPLY CIRCUITS						
Supply Voltage						V
Startup Threshold	V _{CC} increasing	$V_{CC(on)}$	14.6	15.2	15.9	
Minimum Operating Voltage After Turn-On	V _{CC} decreasing	$V_{CC(off)}$	8.5	9.0	9.9	
Operating Hysteresis	$V_{CC(on)} - V_{CC(off)}$	$V_{CC(HYS)}$	5.6	_	_	
Internal Latch/Logic Reset Level	V _{CC} decreasing	V _{CC(reset)}	5.7	6.1	6.6	
V _{CC} Level at Which I _{start1} Transitions to I _{start2}	V _{CC} increasing, I _{HV} = I _{start1}	V _{CC(inhibit)}	0.27	0.57	1.03	
V _{CC} Charge Voltage During Line Removal	V _{CC} increasing	V _{CC(X2_reg)}	16.0	16.8	18.0	
V _{CC(off)} to Drive Turn-Off Timeout Delay	V _{CC} decreasing	t _{delay(Vcc_off)}	-	42	100	μs
Startup Delay	Delay from $V_{CC(on)}$ to first LDRV pulse	t _{delay(start)}	11	34	58	μs
Start-Up Time	C_{VCC} = 0.47 μ F, V_{CC} = 0 V to $V_{CC(on)}$	t _{start-up}	=	2.53	6.5	ms
Minimum HV Pin Voltage for Rated Start– Up Current Source	V _{CC} = V _{CC(on)} – 0.5 V	$V_{HV(MIN)}$	_	_	40	V
Inhibit Current Sourced from V _{CC} Pin	V _{CC} = 0 V	I _{start1}	0.37	0.54	0.67	mA
Start-Up Current Sourced from V _{CC} Pin	V _{CC} = V _{CC(on)} – 0.5 V	I _{start2}	2.5	3.67	4	mA
Start-Up Circuit Off-State	V _{hv} = 162.5 V	I _{HV(off1)}	=	=	16	μΑ
Leakage Current	V _{hv} = 325 V	I _{HV(off2)}	-	-	17	,
	V _{hv} = 700 V	I _{HV(off3)}	-	_	18	
Switch Pin Off-State Leakage Current	FLT = 0 V					μΑ
-	V _{hv} = 162 V	I _{SW(off1)}	-	-	1.5	
	$V_{hv} = 325 \text{ V}$	I _{SW(off2)}	-	_	2	
	V _{hv} = 700 V	I _{SW(off3)}	_	1	3	
Switch Pin Active Current Draw	V _{ATH} = V _{DTH} = 0 V					μΑ
	V _{HV} = 162 V	I _{SW(on1)}	95	117	137	
	V _{HV} = 325 V	I _{SW(on2)}	95	118	138	
	V _{HV} = 700 V	I _{SW(on3)}	95	119	139	
Supply Current						mA
FLT PIN OTP	$V_{CC} = V_{CC(on)} - 0.5 V$	I _{CC1A}	0.14	0.24	0.32	
FLT PIN OVP	$V_{CC} = V_{CC(on)} - 0.5 V$	I _{CC1B}	0.14	0.24	0.32	
Latch Fault	$V_{CC} = V_{CC(on)} - 0.5 \text{ V}$	I _{CC1C}	0.14	0.22	0.32	
Skip Mode (Excluding FB & FLT Current)	V _{FB} = 0 V	I _{CC2}	0.18	0.26	0.35	
Operating Current 500 kHz	$F_{sw} = 500 \text{ kHz}, A_{DRV} = L_{DRV} = 100 \text{ pF}$	I _{CC3}	2.70	3.90	5.20	
Operating Current 100 kHz Operating Current 500 kHz	F_{sw} = 100 kHz, V_{CC} = 20 V F_{sw} = 500 kHz, V_{CC} = 10 V	I _{CC4} I _{CC5}	2.0 10	4.0 13	6.0 16	
V _{CC} Overvoltage Protection Threshold	Latched event	V _{CC(OVP)}	26.8	27.8	28.8	V
V _{CC} Overvoltage Protection Timeout Delay	Eutoriou ovorit	t _{delay(Vcc_OVP)}	45	63	85	μs
BROWNOUT DETECTION		-delay(VCC_OVP)				μο
System Start-Up Threshold	V _{HV} increasing DC level	V _{HV(start)}	109	113	118	V
Brownout Threshold	V _{HV} decreasing DC level	V _{HV(stop)}	92	98	104	V
Hysteresis		V _{HV(HYS)}	9	15		V
Brownout Detection Blanking Time	V _{HV} decreasing	t _{HV(stop)}	40	50	60	ms
System Start-Up Threshold Filter	Rising AC waveform	t _{delay(HV_start)}	30	70	110	μs
Brownout Detection Blanking Time Filter	Falling AC waveform	t _{delay(HV stop)}	243	396	551	μs
X2 CAPACITOR DISCHARGE		7	1			<u> </u>
Line Voltage Removal Detection Timer		t _{line(removal)}	90	102	115	ms
		· · ·				

Table 4. ELECTRICAL CHARACTERISTICS: (V_{CC} = 12 V, V_{HV} = 120 V, V_{FLT} = open, V_{FB} = 2 V, RT1= 33 kΩ, V_{CS} = 0 V, C_{VCC} = 100 nF, A_{DRV} = 1.5 nF for typical values T_J = 25°C, for min/max values, T_J is -40°C to 125°C, unless otherwise noted)

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
X2 CAPACITOR DISCHARGE		•				1
Line Detection Timer Duration		t _{line(detect)}	29	32	35	ms
V _{CC} Discharge Current	V _{CC} = 20 V	I _{CC(discharge)}	16	18	20	mA
HV Discharge Level	V _{CC} = 20 V HV source ≥ I _{start1}	V _{HV(discharge)}	=	-	30	V
SOFT-START						
Soft-Start Time	Ramp time for CS from 0 to I _{limit}	t _{soft-start1}		7.5		ms
Forced DCM Time at the Beginning of Soft Start	RT = 33 kΩ (303 kHz)	t _{DCM_} ss		706		μS
Time at which FB is Compared to DTH Threshold	Time from the End of Soft Start to the ACF/DCM Assessment	t _{MODE_Sam1}		16		ms
OSCILLATOR						
Minimum Oscillator Frequency in ACF Mode	VSW = 15 V, RT = 100 kΩ	F _{osc_ACF_100}	85	100	115	kHz
Minimum Oscillator Frequency in ACF Mode	VSW = 15 V, RT = 20 kΩ	F _{osc_ACF_500}	460	532	610	kHz
Frequency Modulation Bounds	VSW = Modulated					kHz
	RT = 100 k Ω , 4.20 * F _{osc_ACF}	F _{osc1_ACF_M}	340 760	420 981	500 1200	
Openillates Francisco et Levy / Bigh	RT = 42.2 kΩ, 4.20 * F _{osc_ACF}	F _{osc2_ACF_M}				1.11-
Oscillator Frequency at Low/High Line in DCM Mode	RT = 20 kΩ, FB = DCM to ACF Trip Threshold –5 mV	F _{osc_DCM_2}	220	260	305	kHz
Oscillator Frequency Range	RT = 100 k Ω to 10 k Ω	F _{Range}	100		1000	kHz
Maximum Duty Cycle	$F_{\rm osc}$ = 100 kHz, RT = 100 k Ω	D _{Max_100}	60	75	88	%
	F_{osc} = 250 kHz ,RT = 40 kΩ F_{osc} = 500 kHz, RT = 20 kΩ, $T_{min\ OFF}$	D_{Max_400} D_{Max} 500 OFF	60 55	79 69	90 90	
Minimum Off Time for ADRV	Measured at 50% of Drive Voltage From Falling Edge to Rising Edge of LDRV	T _{min_OFF}	33	582	30	ns
TRANSITION MODE						I
ACF to DCM Transition	ADRV LEM Soft Stop Time	tACF_DCM_Trans		0		ms
DCM to ACF Transition	ADRV LEM Soft Start Time	t _{DCM_ACF_Trans}		0.506		ms
DCM to ACF Blanking Time after Transition	Time the DCM to ACF Comparator is Blanked	t _{DCM_ACF_HOLD}	0.9	1	1.1	ms
ACF to DCM Level Trip Time	Time the ACF to DCM Comparator must be High before Transition	tACF_DCM_HOLD	11	12	17	ms
ATH FUNCTION		•	•	•	•	•
Current Sourced From ATH	ATH = 2 V	I _{ATH}	9.4	10	10.5	μА
ATH BIN 0	50 mV	ATH BIN0	1.01	1.04	1.07	_
ATH BIN 1	180 mV	ATH_BIN1	1.17	1.2	1.23	V
ATH BIN 2	220 mV	ATH_BIN2	1.326	1.36	1.394	V
ATH BIN 3	270 mV	ATH_BIN3	1.482	1.52	1.558	V
ATH BIN 4	330 mV	ATH BIN4	1.638	1.68	1.722	V
ATH BIN 5	390 mV	ATH BIN5	1.794	1.84	1.886	V
ATH BIN 6	460 mV	ATH BIN6	2.16	2	2.05	V
ATH BIN 7	540 mV	ATH BIN7	2.106	2.16	2.214	V
ATH BIN 8	630 mV	ATH BIN8	2.262	2.32	2.378	V
ATH BIN 9	740 mV	ATH BIN9	2.418	2.48	2.542	V

Table 4. ELECTRICAL CHARACTERISTICS: (V_{CC} = 12 V, V_{HV} = 120 V, V_{FLT} = open, V_{FB} = 2 V, RT1= 33 kΩ, V_{CS} = 0 V, C_{VCC} = 100 nF, A_{DRV} = 1.5 nF for typical values T_J = 25°C, for min/max values, T_J is -40°C to 125°C, unless otherwise noted)

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
ATH FUNCTION		•	1			
ATH BIN 10	870 mV	ATH BIN10	2.574	2.64	2.706	V
ATH BIN 11	1.02 V	ATH BIN11	2.73	2.8	2.87	V
ATH BIN 12	1.19 V	ATH BIN12	2.886	2.96	3.034	V
ATH BIN 13	1.39 V	ATH BIN13	3.042	3.12	3.198	V
ATH BIN 14	1.63 V	ATH BIN14	3.198	3.28	3.362	V
DTH FUNCTION		75			<u> </u>	ı
DTH Pin Pullup Current	RT = 100 kΩ	I _{DTH}	15.25	16.0	16.75	μА
DTH Trip Voltage	VDTH = 500 mV FB Decreasing	V _{FB DTH1}		0.50		V
- 3	VDTH = 1.5 V FB Decreasing	V _{FB DTH1}		1.5		
	VDTH = 3.0 V FB Decreasing	V _{FB_DTH1}		3.0		
SLOPE COMPENSATION						
Duty Cycle at which Ramp Compensation Begins	Both ACF and DCM Mode	D _{Slope_Start}	33	41.2	49	%
Slope of Compensating Ramp		S _{RAMP}	110	143	180	mV/μs
CM MODE FREQUENCY FOLDBACK			•	•		
Feedback Voltage Below which CS Detected Peak Current is Frozen (at the FB Pin)		V _{FB(lpk_freeze)}	740	792	840	mV
CS Pin Peak Current Floor Threshold Set	RT = 100 kΩ	V _{CS(lpk_freeze)_0}	160	220	270	mV
when FB is Lower than V _{FB(Ipk_freeze)}	$RT = 33.3 \text{ k}\Omega$	V _{CS(lpk_freeze)_1}	280	349	410	
	RT = 20 kΩ	V _{CS(lpk_freeze)_2}	390	475	560	
Minimum Oscillator Frequency	Operating Mode = DCM, V _{FB} = 400 mV	F _{osc(min)}	20.5	30	40	kHz
Oscillator Frequency at Low/High Line in DCM Mode	RT = 20 kΩ FB = DCM to ACF Trip Threshold –5 mV	F _{osc_DCM_2}	220	260	305	kHz
Feedback Voltage at which Minimum Switching Frequency is Reached (at the FB Pin)	Fsw = F _{osc(min)}	V _{Fosc(min)}	370	400	435	mV
Feedback Voltage at which Skip Cycle Comparator Trips (at the FB Pin)	Feedback Falling	V _{FB(skip)}	370	400	435	mV
Skip Cycle Comparator Hysteresis	Feedback Rising (Positive)	V _{FB(skip)_hys}	38	66	94	mV
Skip Wakeup Time	FB > (V _{FB(skip)} + V _{FB(skip)_hys} +100 mV)	T _{Skip_wake}		24		μs
FEEDBACK		-				
Open Pin Voltage		V _{FB(open)}	4.9	5.0	5.1	V
VFB to Internal Current Set Point Division Ratio	VFB = 4 V	K _{FB}	3.75	4.00	4.20	
Internal Pull-Up Resistor	V _{FB} = 0.4 V	R _{FB}	90	100	110	kΩ
Internal Pull-Up Current	V _{FB} = 0.4 V	I _{FB 0}	83	99	114	μΑ
FLT PROTECTION					•	
Overvoltage Protection (OVP) Threshold	V _{FLT} Increasing	V _{FLT (OVP)}	2.9	3.0	3.1	V
OVP Detection Delay	V _{FLT} Increasing	t _{delay(OVP)}	20	35	45	μs
Over Temperature Protection (OTP) Threshold	V _{FLT} Decreasing (Note 2)	V _{FLT(OTP_in)}	0.35	0.40	0.45	V

Table 4. ELECTRICAL CHARACTERISTICS: (V_{CC} = 12 V, V_{HV} = 120 V, V_{FLT} = open, V_{FB} = 2 V, RT1= 33 kΩ, V_{CS} = 0 V, C_{VCC} = 100 nF, A_{DRV} = 1.00 pF, L_{DRV} = 1.5 nF for typical values T_J = 25°C, for min/max values, T_J is -40°C to 125°C, unless otherwise noted)

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
FLT PROTECTION						
Over Temperature Protection (OTP) Exiting Threshold	V _{FLT} Increasing (Note 2)	V _{FLT} (OTP_out)	0.88	0.937	0.990	V
Over Temperature Protection (OTP) Exiting Threshold on Startup	V _{FLT} Increasing with first V _{CC} Power on	V _{FLT(OTP_out_1st)}	0.370	0.418	0.470	V
OTP Detection Delay	V _{FLT} Decreasing	t _{delay(OTP)}	20	33	45	μs
OTP Pull-Up Current Source	V _{FLT} = V _{FLT} (OTP in) + 0.2 V	I _{FLT(OTP)}	42.5	45.5	48.5	μА
FLT Input Clamp Voltage	. = /	V _{FLT (clamp)}	1.69	1.75	1.80	V
FLT Input Clamp Series Resistor		R _{FLT (clamp)}	1.47	1.58	1.7	kΩ
OVER POWER PROTECTION		(1/		1	<u> </u>	<u> </u>
OPP Current GM	V _{HV} _peak = 123 V V _{HV} _peak = 346 V	OPP_GM	112	188	265	nS
HV Update Time	Guaranteed by Design	T _{UPDATE}		30.7		ms
CURRENT LIMIT PROTECTION	l		<u> </u>			
Count of OCP Events Before Fault is Declared	V _{CS} > V _{ILIM(OCP)}	N _{OCP}		5		k #
Count of SCP Events Before Fault is Declared	V _{CS} > V _{ILIM(SCP)}	N _{SCP}	5	5	5	#
Restart Timer for Auto - Recovery		T _{auto_retry}	1460	1600	1750	ms
CS Pin Internal Pull-up Current	V _{CS} = 0.8 V	I _{bias}	0.6	1	1.3	μΑ
CURRENT SENSE	•	•				
Cycle by Cycle Current Limit Threshold Over Current Protection (OCP)	DCM threshold	V _{ILIM(OCP)_DCM}	740	785	825	mV
Cycle by Cycle Current Limit Threshold	RT = 100 kΩ					mV
ACF	FSW = 100 kHz	V _{(OCP)_ACFC1_100}	740	785	825	
	FSW = 166 kHz	V _{(OCP)_ACFC1_166}	740	785 750	825	
	FSW = 175 kHz FSW = 213 kHz	V _{(OCP)_ACFC1_175}	710 670	750 710	795 750	
	FSW = 213 kHz	V _{(OCP)_} ACFC1_213	645	680	725	
	FSW = 250 kHz	$V_{(OCP)_ACFC1_238}$ $V_{(OCP)}$ ACFC1 250	615	650	688	
	FSW = 263 kHz	V _(OCP) ACFC1_250 V _(OCP) ACFC1_263	585	620	660	
	FSW = 300 kHz	V _(OCP) ACFC1_263	555	590	630	
	FSW = 400 kHz	V _{(OCP)_ACFC1_400}	555	590	630	
Cycle by Cycle Current Limit Threshold Over Current Protection (OCP) During LEM	In Transition Mode (ACF to DCM or DCM to ACF)	V _{ILIM} (OCP)_Trans	1.12	1.19	1.26	V
Short Circuit Protection (SCP) Threshold	Both ACF and DCM	V _{ILIM(SCP)}	1.12	1.19	1.26	V
Short Circuit Protection (SCP) Threshold During LEM	In Transition Mode (ACF to DCM or DCM to ACF)	VI _{LIM(SCP)_Trans}	1.32	1.391	1.48	٧
OCP Leading Edge Blanking Delay		T _{LEB(OCP)0}		195	230	ns
		T _{LEB(OCP)1}		121	141	1
SCP Leading Edge Blanking Delay		T _{LEB(SCP)0}		147	170	ns
		T _{LEB(SCP)1}		38	78	1
OCP Propagation Delay	CS ramped from 0 to 1 V at dv/dt = 20 V/µs to LDRV 8.5 V falling edge	T _{PROP(OCP)}		38	78	ns
SCP Propagation Delay	CS ramped from 0 to 1.6 V at dv/dt = 20 V/ μ s to LDRV 8.5 V falling edge	T _{PROP(SCP)}		43	78	ns
CS Switch Discharge Resistance	Measured with 5 mA Pull Up Current	R _{DS(ON)} cs			80	Ω

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
DEAD TIME MANAGEMENT IN ACF MOD	E					
Resonant Mode to Energy Storage Voltage Threshold	Falling Edge of SW Pin Voltage	D _{T_R_E_VTH}	9	9.6	11	V
Energy Storage to Resonant Mode Voltage Threshold	Rising Edge of SW Pin Voltage	D _{T_E_R_VTH}	8	9.6	10.5	V
Dead Time from Energy Storage to Resonant Mode	$V_{SW} > D_{T_E_R_VTH}$ to ADRV 2.5 V	D _{T_E_R1}	20	46	76	ns
Maximum Dead Time (Timer Starts at ADRV Falling Edge and is Reset when D _{T_R_E} Expires)	NCP1568B06A NCP1568B13A	D _{T_Max_1} D _{T_Max_2}	390 229	449 276	505 320	ns
ZVS Reference Time for Frequency Modulation (Timer Starts at ADRV Falling Edge and is Reset when D _{T_Max})	NCP1568B06A NCP1568B13A	T_zvs_1 T_zvs_2	370 192	415 221	460 252	ns
LOW SIDE DRIVER					•	
LDRV Rise Time	$V_{LDRV} = 2.4 \text{ V to } 8.5 \text{ V}$ $V_{CC} = V_{CC(off)} + 0.5 \text{ V}$ $V_{CC} = 18 \text{ V}$	T_{LS_rise} $T_{LS_rise}(Clamp)$	2 2	10.7 10.6	20 20	ns
LDRV Fall Time	V _{LDRV} = 8.5 V to 2.4 V V _{CC} = V _{CC(off)} + 0.5 V V _{CC} = 18 V	T _{LS_fall} T _{LS_fall} (Clamp)	1	6.5 5.9	15 15	ns
LDRV Source Current	$V_{CC} = V_{CC(off)} + 0.5 \text{ V}$ $V_{CC} = 18 \text{ V}$	I _{LS_src}		0.855 0.847		Α
LDRV Sink Current	V _{CC} = V _{CC(off)} + 0.5 V V _{CC} = 18 V	I _{LS_snk}		1.41 1.55		Α
LDRV Clamp Voltage	V_{CC} = 18 V, R_{DRV} = 10 k Ω	V _{LDRV(High2)}	10.5	11.75	12.4	V
Low State Voltage	V_{CC} = 18 V, R_{DRV} = 10 k Ω	$V_{LDRV(low)}$	0	0	0.25	V
ADRV						
ADRV Rise Time	V _{ADRV} = 1V to 3V with 920 pF Load	T _{ADRV_rise}	4	7	12	ns
ADRV Fall Time	V _{ADRV} = 3V to 1V with 920 pF Load	T _{ADRV_fall}	6	11.9	18	ns
ADRV Source Current	V _{ADRV} = 2.5 V	I _{ADRV_SRC}	65	95	162	mA
ADRV Sink Current	V _{ADRV} = 2.5 V	I _{ADRV_SNK}	153	231	460	mA
Minimum Pulse Width Allowed		MIN_ _{PW_GD}	196	234	275	ns
ADRV Clamp Voltage	R _{DRV} = 10 kΩ	V _{ADRV(low)}	4.25	4.75	5.25	V
THERMAL SHUTDOWN						
Thermal Shutdown	Temperature Increasing	T _{SHDN}		150		°C
Thermal Shutdown Hysteresis	Temperature Decreasing	T _{SHDN(HYS)}		40		°C
<u> </u>	· · · · · · · · · · · · · · · · · · ·					

On first startup the V_{FLT(OTP_out)} is set to V_{FLT(OTP_out_1st)}. If the FLT voltage decreases below V_{FLT(OTP_out)} after the first soft start the V_{FLT(OTP_out)} changed to 900 mV.
 Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Introduction

The NCP1568 implements an active clamp flyback converter utilizing current mode architecture where the main switch turn off event is dictated by the peak current. The NCP1568 is an ideal candidate for high frequency high density adapters, open frame power supplies, and many more applications. The NCP1568 incorporates advanced control and power management techniques as well as multimode operation to meet stringent regulatory requirements. The NCP1568 is also enhanced with non-dissipative overpower protection (OPP), brownout protection, and frequency modulation in both ACF and DCM mode of operation for optimized efficiency over the entire power range. Accounting for the needs of extremely low standby power requirements, the controller features minimized current consumption and includes a built in X2 capacitor discharge circuit.

High Voltage Startup

The NCP1568 integrates a high voltage startup circuit accessible through the HV pin. The HV pin also provides access to the brown out detection circuit, as well as line voltage detectors that detect the ac line voltage range and the presence or absence of an ac line. The brown out detector detects ac line interruptions and the line voltage detector determines the rectified voltage peaks at quantized voltage levels. Depending on the detected input voltage range, device parameters are internally adjusted to optimize the system performance. The HV pin connects to both line and neutral through two diodes to achieve full-wave rectification as shown in Figure 4. A low value resistor in series with the HV pin can be used to limit current in the event of a pin short or surge. The series resistance of the HV pin should not exceed 3 k Ω , as the function of the brown out and line detection circuits will be hampered. Further, placing a capacitor from the HV pin to ground greater than 22 pF can potentially cause misidentification of line removal.




Figure 4. Typical HV Pin Connection

The HV startup regulator consists of constant current sources that supply current from the ac input terminals (V_{in}) to the supply capacitor on the V_{CC} pin (C_{CC}). When the ac input voltage is greater than VHV(discharge), current is sourced from the HV pin to the V_{CC} pin at I_{start1}, typically 0.5 mA until the voltage on the V_{CC} pin exceeds $V_{CC(inhibit)}$, typically 700 mV. Once the V_{CC(inhibit)} threshold has been exceeded, the startup circuit current increases to I_{start2}, typically 3.25 mA. NCP1568 will continue to source I_{start2} from the HV pin to the V_{CC} pin when the voltage is below $V_{CC(on)}$ and the voltage on the HV pin is above $V_{HV(MIN)}$. I_{start2} is disabled if the V_{CC} pin falls below V_{CC(inhibit)}. In this condition, the startup current is reduced to I_{start1}. The internal high voltage startup circuits eliminate the need for external startup components. In addition, these current sources reduce no load power and increase the system efficiency as the HV startup circuit has negligible power consumption in the normal, light load, and standby

operations. During a typical startup, the V_{CC} is charged up to $V_{CC(on)}$ in tstart up with a 0.47 μF capacitor.

Once the V_{CC} capacitor C_{CC} is charged to the startup threshold, V_{CC(on)}, the HV pin startup current sources are disabled and a controller waits for the HV pin sensed brown out threshold to be exceeded. If the input startup voltage is not met, the startup current sources remain disabled until V_{CC} falls below the minimum operating voltage threshold, V_{CC(off)} after the tdelay_(Vcc off) expires. Once the threshold is reached, the current sources are again enabled to charge V_{CC} back up to $V_{CC(on)}$. Figure 5 shows a typical startup sequence. If the ac input voltage fails to meet the brown out threshold or a fault is detected on the FLT pin, the part will continue to operate by providing current to the V_{CC} capacitor as needed in HVBC until all faults are cleared. Once the V_{CC(on)} threshold is exceeded and the brown in is identified, the part will charge up to V_{CC(on)} and the soft start sequence will begin.

A dedicated comparator monitors V_{CC} and latches the controller into a low power state if V_{CC} exceeds $V_{CC(OVP)}$ for $t_{delay(Vcc_OVP)}$. To reset the OVP fault, the V_{CC} voltage must by less than $V_{CC(reset)}$.

The C_{CC} provides power to the controller during power up. The capacitor must be sized such that a V_{CC} voltage greater than $V_{CC(off)}$ is maintained while the auxiliary supply voltage is ramping up. Otherwise, V_{CC} will collapse and the controller will turn off. The operating IC bias current, I_{CC4} , the high side driver current, and gate charge load at the low side and high side driver outputs must be

considered to correctly size C_{CC}. The increase in current consumption due to external gate charge is calculated using Equation 2. Since the switching frequency is ramped from 31 kHz to the desired switching frequency, a trapezoidal shape is assumed for the frequency both in the DCM mode, the LEM operation, and ACF mode. The high side driver has no gate drive losses during DCM operation, thus the frequency is set to zero and the switch only has the average of the applied switching time from LEM and ACF operations as shown in Equation 1.

$$f_{\text{SW}} = \frac{\left(\text{FSW}_{\text{MIN}} + \frac{\text{FSW}_{\text{DCM}_\text{MAX}} - \text{FSW}_{\text{MIN}}}{2}\right) \cdot \text{T}_{\text{DCM}} + \left(\text{FSW}_{\text{DCM}_\text{MAX}} + \frac{\text{FSW}_{\text{ACF}_\text{MAX}} - \text{FSW}_{\text{DCM}_\text{MAX}}}{2}\right) \cdot \left(\text{T}_{\text{SS}} - \text{T}_{\text{DCM}}\right)}{\text{T}_{\text{SS}}}$$

$$T_{\text{SS}}$$

$$218.1 \text{ kHz} = \frac{\left(31.25 \text{ kHz} + \frac{100 \text{ kHz} - 31.25 \text{ kHz}}{2}\right) \cdot 695 \text{ } \mu\text{s} + \left(50 \text{ kHz} + \frac{420 \text{ kHz} - 50 \text{ kHz}}{2}\right) \cdot \left(8 \text{ ms} - 695 \text{ } \mu\text{s}\right)}{8 \text{ ms}}$$

Assuming a typical gate charge of 17 nC for the high side and low side MOSFETs.

$$I_{|CC(gate_Charge_Total)} = fsw_ls \cdot Q_{g_ls} + fsw_hs \cdot Q_{g_hs} \rightarrow (eq. 2)$$

$$7.7 \text{ mA} = 218.1 \text{ kHz} \cdot 17 \cdot \text{nC} + 235 \text{ kHz} \cdot 17 \cdot \text{nC} \rightarrow$$

Equation 2 has f_{SW} as the average soft start switching frequency of the low side or high side MOSFET and Qg is the gate charge of the external MOSFETs.

Once the C_{CC} is charged to the startup threshold, a delay of $t_{delay(start)}$ is used to stabilize all internal power supplies and ensure biasing is up before operation and level setting can continue. After $t_{delay(start)}$ expires, the IC will not start switching until timers expire as shown in Figure 6.




Figure 5. Startup Timing Diagram

The V_{CC} capacitor value must account for the startup delay time, soft start time, and all of the currents provided during that time. Equation 3 shows the calculated capacitance to soft start without the V_{CC} voltage dipping below the $V_{CC(OFF)}$ threshold. The capacitance value

provided by the equation should be increased by 20% to allow for capacitor tolerances. Further increases may be made by the designer to account for operating temperature range.

$$C_{VCC_MIN} = \frac{\left(T_{Delay(Start)}\right) \cdot \left(I_{CC1A} + I_{DRVQ}\right) + \left(T_{Soft_start1} + T_{MODE_SAM1}\right) \cdot \left(I_{CC3} + I_{DRV} + I_{CC(gate\ charge)}\right)}{V_{CCON} - V_{CCOFF}} \\ 64.3\ \mu F = \frac{\left(34\ \mu s\right) \cdot \left(0.24\ mA + 0.250\ mA\right) + \left(8\ ms + 16\ ms\right) \cdot \left(4.0\ mA + 2.5\ mA + 7.85\ mA\right)}{15.2\ V - 9.9\ V} \\$$




Figure 6. Normal Startup Timing Diagram and Delays

HV Currents and No load Operation

When considering no load operation, it is important to understand that the NCP1568 has a static loss on the HV pin due to off state leakage currents. The DC leakage currents on the pin are shown in the datasheet as $I_{HV(Off1)}$, $I_{HV(Off2)}$, and $I_{HV(Off3)}$.

Brown Out Detection

The HV pin provides access to the brownout and line voltage detectors. Once V_{CC} reaches $V_{CC(on)}$, the HV pin to V_{CC} pin current sources (I_{start1} and I_{start2}) are turned off. Once the current sources are turned off, the line voltage is assessed to determine if the brownout level has been exceeded. The line is not assessed any time the NCP1568 is sourcing current to the V_{CC} pin. The startup sequence is initiated once V_{HV} is above the brown out threshold ($V_{HV(start)}$) for $t_{delay(HV_start)}$ and the V_{CC} voltage has been charged back up to $V_{CC(on)}$ by I_{start2} . Every time the HV voltage drops below the $V_{BO(stop)}$ the $t_{delay(HV_stop)}$, typically 300 μ s, timer starts and if the voltage has not exceeded the $V_{BO(start)}$, the $T_{HV(stop)}$ timer is initiated. The timer, $T_{HV(stop)}$, typically 50 ms, is set long enough to ignore a two cycle drop out. If the timer $T_{HV(stop)}$ expires, a

brownout condition is established and drive pulses are terminated. If the HV voltage is greater than $V_{BO(start)}$ for $t_{delay(HV_start)}$ the $T_{HV(stop)}$ timer is reset and normal operation continues. Figure 7 and Figure 8 show typical brown out waveforms.




Figure 7. Brownout Filter Timing




Figure 8. Operation During Brownout

Line Detection

The input voltage range is detected based on the peak voltage measured at the HV pin. Many aspects of the NCP1568's performance are modified based on the line voltage. Some key features that are changed with line voltage are: Over Power Protection (OPP) and current limit. Please refer to appropriate sections for more information. The controller compares a divided version of $V_{\rm HV}$ to internal line select thresholds.

The default power-up mode of the controller is low line. No line changes are applied until after the soft start has completed and soft start wait or the forced ACF period has ended to ensure a repeatable reliable soft start free from glitches. Once soft start wait has completed, the system is free to apply changes to parameters based on line voltage. On each line cycle, the increasing voltage is sensed and the controller updates the measured high voltage level continuously which is used to determine slope and levels. The HV detector uses internal comparators and a divided down version of the HV voltage to digitally track the progress of the line as it increases and decreases. During the first line cycle measured, the HV detector increases the maximum values it measures upon each increasing voltage reference trip level. The values will continue to be updated until the maximum voltage is reached. The HV detector will continue to measure voltages as they decrease. When the HV detector measures a 2 level decrease, it knows a maximum

was detected. The internal digital detection then holds the current value and adds 2 levels to obtain the peak value. The new value is then referred to as the Held Maximum HV Value (HMHVV). To update the HMHVV, the peak measurement current HV Value (CHVV) must be repeated twice. If a large increase or decrease in voltage occurs, the HV detector is only allowed to increment or decrement the HMHVV one level every 32 ms. An analog front filter of 253 µs t_{delayline} is used to ensure glitches high or low are not used to change levels. Note that some line dependent functions use the CHVV and some functions use the HMHVV, please refer to the appropriate section for the value used.

Line Removal (X2 Capacitor Discharge)

Safety agency standards require the input filter capacitors to be discharged once the ac line voltage is removed. A resistor network placed between line and neutral is the most common method to meet agency safety requirements. Unfortunately, the resistor network consumes power across all operating modes and it is a major contributor of input power losses during light load and no load conditions.

The NCP1568 eliminates the need for external discharge resistors by integrating input filter capacitor (X2) discharge circuitry. A novel approach is used to reconfigure the high voltage startup circuit to discharge the input filter capacitors upon removal of the ac line voltage. The line removal

detection circuitry is always active to ensure safety compliance.

Line removal is detected by digitally sampling the voltage at the HV pin and monitoring the slope. A timer, $t_{line(removal)}$ (typically 80 ms), is used to detect when the slope of the input signal is negative or conversely not positive, or below the resolution level. The timer is reset anytime a positive slope is detected. Once the $t_{line(removal)}$ timer expires, a line removal condition is acknowledged, switching is stopped, and an X2 capacitor discharge cycle begins.

Once the X2 condition is acknowledged, I_{start2} (typically 3.5 mA) is turned on and will remain on for the discharge cycle to discharge the input filter capacitance and the $t_{line(discharge)}$ timer is started. When the X2 removal is acknowledged, the I_{start2} current is sourced, X2 discharge circuitry consisting of V_{CC} monitors is enabled, and a pull down current $I_{CC(discharge)}$ (typically 18 mA) modulates. If V_{CC} is above $V_{CC(on)}$, it is first discharged to $V_{CC(on)}$ by the $I_{CC(discharge)}$ current. Once the voltage decreases below $V_{CC(on)}$, $I_{CC(discharge)}$ is turned off, and I_{start2} charges V_{CC} until the voltage increases to the $V_{CC(X2}$ reg) level on the

V_{CC} pin. Once the V_{CC(X2_reg)} level is exceeded, the I_{CC(discharge)} is turned on once again to discharge the V_{CC} pin. The process continues until the tline(discharge) timer expires. Once the timer expires, I_{CC(discharge)} remains on until the V_{CC} voltage decreases to V_{CC(on)}, at which time it starts a second timer, t_{line(detect)} (typically 32 ms). The t_{line(detect)} timer is used to ensure the IC does not overheat and to allow the HV pin to monitor the input voltage to determine if ac voltage has been applied again. Once the detection phase is complete, t_{line(discharge)} is again activated if line voltage activity is not detected, and the X2 capacitor continues to discharge. The discharging process is cyclic and continues until the ac line is detected again or the voltage across the X2 capacitor is lower than V_{HV(discharge)} (30 V maximum). If ac line voltage is detected, V_{CC} is charged up to V_{CC(on)} from the HV pin via I_{start2} and the soft start process will begin. It is important to note that the HV pin cannot be connected to any dc voltage due to this feature, i.e. directly to the bulk capacitor without disabling the




Figure 9. Line Removal Timing




Figure 10. Line Removal Timing with AC Reapplied

PWM Architecture

The NCP1568 implements peak current mode control architecture for pulse width modulation. Peak current mode control simplifies the loop compensation and typically will result in a simple Type II compensator. With relatively simple compensation schemes, aggressive bandwidths can be achieved compared to a standard voltage mode control. Further, current mode control inherently provides current limiting while also providing a line feed forward, resulting in excellent line transient response. However, peak current mode control is susceptible to subharmonic oscillation for duty cycles greater than 50%. Subharmonic oscillation is

characterized by alternating narrow and wide pulse widths. To prevent subharmonic oscillation, NCP1568 also features additional slope compensation.

The NCP1568 features multi-mode operation to optimize efficiency across line and load conditions. Below are the modes of operation:

- 1. Active Clamp Operation with Variable Frequency
- 2. Transition into and out of ACF Operation from DCM Operation
- 3. Discontinuous Conduction Mode with Frequency Foldback
- 4. Skip Mode

Multi Mode Algorithm

Multi mode algorithm is implemented in the NCP1568 to optimize the efficiency across load conditions. The magnetizing current is in Continuous Conduction Mode (CCM) in active clamp operation. Therefore, when the power supply is in standby condition, the active clamp flyback topology will work at high peak currents and the primary side clamp FET along with the main FET will form a synchronous buck boost structure with magnetizing current traversing both the first and the third quadrants.

If an IC were to remain in the ACF operation in all line and load conditions, the result would be high peak currents leading to high conduction losses, core losses, and copper losses while achieving ZVS as the load decreases. At light load, ZVS will not offset the three large loss contributors and the efficiency will be lower compared to DCM operation.




Figure 11. Frequency Transition from No Load to Full Load and DCM to ACF Operation

Oscillator

The RT resistor sets the minimum frequency of operation for the internal oscillator. Typically, for an active clamp flyback topology, minimum frequency is selected to be at its lowest input voltage, lowest intended output voltage, and maximum load current.

An internal amplifier forces 2 V on the RT pin and the current sourced from the resistor on the RT pin is used by the internal oscillator to set the minimum switching frequency.

The frequency set by the RT resistor follows Equation 4 noted below:

$$F_{OSC} = \frac{1}{RT \cdot 100 \text{ pF}} \rightarrow 100 \text{ kHz} = \frac{1}{100 \text{ k}\Omega \cdot 100 \text{ pF}}$$

where F_{OSC} is the frequency set by the RT resistor value The frequency programmed at the RT pin sets the minimum ACF switching frequency. Figure 12 shows the RT resistor versus the oscillator frequency from 10 k Ω to 100 k Ω . The minimum RT resistor value is 10 k Ω .




Figure 12. Minimum ACF Operating Oscillator Frequency vs. RT

On and Off Time Restrictions

The NCP1568 has an internally set minimum off time of 590 ns that is always imposed in ACF mode. The minimum off time is to ensure that enough time remains in each switching cycle to fully execute a successful high side pulse. The minimum off time is constant, but the IC also has a maximum duty cycle of approximately 78% to allow for recharging of the high side driver boot capacitance and to avoid transformer saturation. The maximum duty cycle is therefore not constant, as the minimum off time must be

maintained to continue ACF operation past a certain operating frequency. With a constant off time of 590 ns, the maximum duty cycle is governed by the minimum off time past 400 kHz. The resulting frequency versus duty cycle plot is shown in Figure 13. Equation 5 shows the maximum duty ratio.

 $\begin{bmatrix} \text{Duty_Ratio} &= 133\text{ns*}(\text{FSW}) + 73.7\% \\ \text{Duty_Ratio} &= 1 - \text{FSW} \cdot 0.59 \cdot \mu\text{s} \end{bmatrix} \begin{bmatrix} \text{FSW} < 350 \text{ kHz} \\ \text{FSW} > 350 \text{ kHz} \end{bmatrix}$




Figure 13. Maximum Duty Ratio vs. Switching Frequency

ACF Oscillator Operation

In order to minimize the power loss in ACF operation, as load and input voltage change, the frequency of the operation needs to change such that the additional circulating current is kept to a minimum. The negative current needed for ZVS is typically in the order of -0.5 A for super junction FETs. The current could be lower for wide band gap devices such as GaN as their Coss is typically lower. Keeping the negative magnetization current relatively constant is accomplished digitally by adjusting the frequency of the oscillator until the SW node fall time is modulated to a predetermined dead time across line and load conditions.

A time reference is established in the NCP1568 and an error signal is accumulated based on the time it takes to transition and achieve ZVS. If the switch node transitions fast and ZVS occurs before the reference time, then there is more than enough energy to reset the node quickly and

therefore the frequency of operation or the off time should be reduced. The reduced frequency will result in less energy available for resetting the switch node, and as such will result in less required on time for the low side switch and a smaller Δ IM. The smaller Δ IM results in fewer losses in the system. If the switch node ZVS occurs coincident with the time reference, no frequency adjustment is necessary. If the ZVS occurs after the reference, the frequency is too high and needs to be reduced to ensure good ZVS. Finally, if the ZVS never occurs and instead reaches a maximum allowable time limit (DT_Max), the current switching cycle will start the LDRV, but the maximum frequency reduction will be applied to the following switching cycle.

The net result is that the duty ratio would be maintained, the load current would be supported, and the frequency would adjust with load to provide enough energy to achieve ZVS.




Figure 14. Time Referenced Digital Modulation of Operating Frequency Regulating the ZVS Point

DCM Oscillator Operation

In DCM mode of operation, the frequency is dependent on the DCM to ACF threshold setting and the FB voltage. The maximum oscillator frequency is 1/2 of the minimum frequency set by the RT resistor. A frequency foldback proportional to the FB pin is also implemented in the DCM mode. Please refer to the frequency foldback section for a description.

Frequency Foldback

The combination of mandated agency standby power and light load efficiency targets at various load points necessitates the need to change the frequency of operation when the IC is in DCM mode. In DCM operation, the frequency is the highest once the FB reaches a settable V_{DTH} threshold. The frequency of operation is reduced as FB voltage falls to its lowest point at the $V_{FB(skip)}$ skip threshold. Since the DCM to ACF threshold is programmable, the VCO must change slopes based on the

selected V_{DTH} threshold as shown in Figure 15. In frequency foldback mode, the NCP1568 works with peak current, setting the main switch on time and employing variable frequency control from the V_{TH DCM ACF} threshold to the V_{FB(Ipk freeze)} threshold for the outer loop. Once the FB voltage reaches V_{FB(Ipk freeze)} on the FB pin, the peak current floor is frozen to the V_{CS(Ipk freeze)} value. The IC can produce a peak current that is greater than the V_{CS}(Ipk freeze) if the PWM comparator requires a longer on time to satisfy the control loop. Freezing the peak current to a minimum value accelerates the slope of the frequency foldback. The peak current is frozen and the oscillator frequency is changed to maintain output voltage regulation. As the load decreases, the frequency will keep decreasing until it stops at the minimum frequency clamp of Fosc(min) 31 kHz. The minimum frequency occurs at the V_{FB(skip)} threshold, typically at 400 mV on the FB pin. At this threshold, skip cycle operation is enabled.




Figure 15. VCO Frequency Change with V_{DTH} Voltage Selection

DCM Minimum Frequency Clamp and Skip Mode

The minimum switching frequency clamp prevents the switching frequency from dropping below $F_{OSC(min)}$ (31 kHz typical). When the switching cycle is longer than 40 μs , a new switching cycle is initiated. Since the NCP1568 forces a minimum peak current and a minimum frequency, the power delivery cannot be continuously controlled to zero load. Instead, the circuit starts skipping pulses when the FB voltage drops below the skip level, $V_{FB(skip)}$, and recovers operation when V_{FB} exceeds $V_{FB(skip)} + V_{FB(skip)_hys}$. The skip mode method provides an efficient method of control during light loads.

DCM TO ACF Transition (ADRV Soft Start)

Once all of the criteria to transition from DCM to ACF operation have been met, the NCP1568 soft starts the ADRV employing Leading Edge Modulation (LEM). The ADRV soft start slowly discharges the energy stored in the clamp capacitor in DCM operation to the output. During the ADRV soft start time, TDCM_ACF_Trans, ADRV pulses will increase from a minimum of approximately 250 ns to 1–D in a controlled progression.

Figure 16 shows leading edge modulation of ADRV during the DCM to ACF transition. The secondary current shape starts to resemble that of resonant current during the LEM period and eventually resonant current can be seen throughout the 1–D cycle as the ADRV soft start finishes.




Figure 16. Leading Edge Modulation of ADRV During DCM to ACF Transition




Figure 17. Typical Transition

Transition Hard Switch Avoidance

Before the high side switch begins the LEM process, the switch node demagnetizes and rings as a classic flyback would. During the start of LEM, the switch node demagnetization is interrupted by the switch node pulling up to the clamp capacitor voltage. The time the switch node is pulled up to the clamp capacitor voltage steadily increases and the demagnetization switch node signature continues to increase the amplitude of resonation. Either the LEM finishes with no ringing to ground and is in full ACF mode of operation, or the switch node is clamped on a falling edge ring to ground by the body diode of the low side FET. When the body diode of the low side FET is conducting, turning on the high side switch creates a disturbance to the system, drains the energy in the clamp capacitor, and causes large spikes on the primary and secondary side of the transformer.

ACF to DCM Transition (ADRV Soft Stop)

In ACF operation, if the FB voltage is below the externally set DTH for T_{ACF_DCM_HOLD}, then the system will start the transition from ACF switching to DCM switching using LEM. During the T_{ACF_DCM_trans} time, the active clamp FET (ADRV) duty cycle is decreased in a controlled fashion over multiple cycles. At the same time, a non-linear frequency foldback to half the frequency (1/2*F_{osc}) set by the RT resistor is also implemented.

A leading edge modulation technique is employed to soft stop the active clamp FET. The soft stop time $T_{ACF_DCM_trans}$ is typically around 500 μ s, a diagram of the soft stop is shown in Figure 18.




Figure 18. ACF to DCM Transition Waveforms

ATH Pin Functionality

The function of the ATH pin is to set the DCM to ACF threshold. The threshold is set with a fixed current and a resistor to create an analog voltage. The analog voltage is

quantized into bins; each bin is mapped to a precise internal reference voltage which is compared against feedback to transition into ACF operation.




Figure 19. ATH Setting Threshold System Diagram

ATH Pin Turn On and Sourcing Current

The ATH pin current is sourced once V_{CC} exceeds the $V_{CC}(\text{on})$ threshold. The sourced current is 10 $\mu A \pm 5\%$. Current is sourced from the ATH pin during all normal operating conditions, DCM operation, ACF operation, and skip. Turn on timing for the ATH pin current source is shown in Figure 20 where the ATH pin current source turns on once $V_{CC(\text{on})}$ is reached and remains on during DCM and ACF operation.




Figure 20. ATH Setting Threshold

Resistor Setting Range

Once a bin is selected, the selected bin maps to a set internal voltage. The voltage measured on the ATH pin only serves to select a digital bin and its tolerance does not affect the internally selected voltage. The mapped reference taps have a tolerance of approximately 2.5%. Table 5 includes the DCM to ACF binning thresholds and resistor map.

Table 5. ATH RESISTOR SET VALUES

R96 Resistor (kΩ)	Internal Reference for FB Trip Point (V)
161.2	3.28
139.6	3.12
118	2.96
102.2	2.8
86.4	2.64
74.8	2.48
63.2	2.32
53.4	2.16
46.4	2
39.2	1.84
33	1.68
27.4	1.52
22	1.36
18.2	1.2
8	1.04

DTH Pin Functionality

The DTH pin is a real time pin that is observed continuously once soft start has completed and forced ACF time (please refer to soft start section) has expired. Once V_{CC} has exceeded the V_{CC} (on) threshold, the DTH pin will begin sourcing 16 μ A. The size of the capacitor placed on the ATH pin governs the delay the designer will see before the pin reaches its steady state voltage. A 100 nF capacitance is

the standard recommended value for noise cancellation and timing. The resistance range that will be applied to the DTH pin can range from 0 Ω to 187.5 k Ω to set a voltage threshold between 0 V and 3 V. The most common anticipated ACF to DCM thresholds are shown in Figure 21. The DTH current source is turned off in DCM operation.

$$V_{DTH} = IDTH * RDTH$$




Figure 21. Setting Threshold for DTH PIN

Soft Start

The soft start of the NCP1568 is initiated once all of the criteria has been satisfied for the V_{CC} to reach V_{CC(on)}, V_{HV}>V_{HV(Start)}, no other faults are present, and t_{delav(start)} has expired. Before the first pulses of the LDRV are initiated, the FB voltage is held high by the internal pull up current source and resistor tied to an internal 5 V source. During normal operation, the optocoupler and current sources regulate the FB node, but in soft start it is not regulated until the output voltage is greater than the secondary side reference voltage and the forward diode drop of the optocoupler. The IC will want to transition to ACF mode immediately on the first switching pulse, as the FB voltage will be higher than any threshold that can be set by the ATH pin. The IC's natural tendency is to transition to ACF operation when heavy loads are applied to the output. Thus, all of the criteria are met to enter the ACF soft start, but the boot pin for the high voltage level shifter and driver is not charged. The NCP1568 works in DCM operation for the first part of the soft start $T_{DCM\ SS}$ (typically 706 μs) to make sure that the boot capacitor is charged. During the soft start, the PWM pulse width is gradually increased by ramping the internal current limit reference to its final value.

After TDCM_SS, the IC slowly increases the ADRV on time via the LEM process. Once the internal current limit reaches its maximum value, the IC then operates in ACF mode. The IC must wait for an additional time referred to as TMODE_Sam (typically, twice the soft start time), to allow the output voltage to reach regulation and the FB node to stabilize. After TMODE_Sam expires, the ACF detection circuits and logic are no longer manipulated, but are allowed to transition as the output load requires to achieve optimal frequency.

Forced DCM

The forced DCM operation allows a sufficient number of low side pulses to charge the high side drivers, boot capacitor, and to allow the driver sufficient time to perform internal startup sequences. The maximum current provided to the output for the first few switching cycles is regulated by the minimum on time. Minimum on time is a sum of LEB, propagation delay of CS comparator, gate drive, and the FET turn off. To reduce primary and secondary start up current stress, the frequency is ramped to half the oscillator frequency set by RT during T_{DCM} SS typically 706 μ s.




Figure 22. Duty Cycle and Frequency Modulation

Slope Compensation

Fixed frequency peak current mode control architecture is prone to subharmonic oscillation for duty cycles greater than 50%. Subharmonic oscillations are typically characterized by observing the SW node alternating wide and narrow pulse widths. An additional compensating ramp, if either added to the sensed inductor current or subtracted from the loop error voltage (FB), will prevent the subharmonic oscillations. In a flyback topology employing current mode control, the slope of this stabilizing ramp also known as slope compensation, is proportional to the down slope of the power converter (duty cycle greater than 50%). The minimum amount of slope compensation to negate the oscillation is equal to 1/2 the down slope. However, for dead band compensation, the ramp is equal to the down slope. Note that with higher slope compensation, the power converter's ac characteristics will start resembling that of voltage mode control. Slope compensation is set to 143 mV/µs.

Feedback Pin

The FB pin is equipped with a 100 µA pullup current sources and a $100 \text{ k}\Omega$ resistor. The pullup current source and resistor work in conjunction with the optocoupler to regulate the system output voltage.




Figure 23. FB Resistor and Current Pullup Diagram


Low Side Driver

The low side driver is a ground based driver and is suitable for direct driving high capacitance switches, as its sourcing current is I_{LS_src} (typically 1.3 A) resulting in a rise time of T_{LS} rise (typically 10.7 ns) with a 1.5 nF load. No additional

pull down circuitry is needed as the sinking current I_{LS_snk} (typically 2.5 A) results in a fall time of T_{LS_fall} (typically 6.5 ns) with a 1.5 nF load. The low side driver is also equipped with an internal clamp $V_{LDRV(low)}$ (typically 11.75 V) to_prevent the voltage on the gate from exceeding the maximum rating if the V_{CC} voltage of the controller increases beyond 20 V and to minimize losses in the system. The IC draws I_{CC3} (typically 3.9 mA) when the IC is switching both LDRV and ADRV drivers at 500 kHz with 100 pF load, but increases to I_{CC4} and I_{CC5} when fully loaded at 100 kHz and 500 kHz to 4.0 mA and 13 mA, respectively with a 1.5 nF load.

Active Clamp Driver

The Active Clamp Driver ADRV ground based driver is suitable for sending 5 V logic square wave signals to a high side driver with a built in level shifter to modulate the on time of the active clamp FET. The drive with 95 mA of sourcing current and 231 mA of sinking current is also sufficient to drive a pulse transformer.



Adaptive Dead Time

The NCP1568 implements a built in adaptive dead time that maximizes the efficiency of an active clamp flyback converter. The dead time for the active clamp topology can be described by first identifying the two modes of operation of the switch node (SW) or bridge node. When the topology is actively clamping and the SW is high, current can flow into and out of the clamp capacitor. The time that the energy is stored and recycled in the clamp capacitor is referred to as the resonant mode and is identified with a high voltage on the switch node. During the resonant mode, the high side

FET or body diode is conducting. When the low side FET is conducting, the SW is near ground potential when the primary inductor current has a positive slope, and is referred to as energy storage mode. The magnetizing inductance current is ramped up during the energy storage mode until the low side drive transitions from high to low. The switch node is then pulled high by the circulating currents. The rate at which the SW changes voltage is dependent on the voltage controlled parasitic capacitance of the selected FETs at the bridge node, the primary current, the magnetizing inductance, the leakage inductance, and other factors. Since

many of the governing factors determining the rise and fall time of the switch node are design specific, an active dead time control circuitry must be employed to optimize efficiency for a wide range of applications. During the energy storage to resonant mode SW node transition, the majority of the transition time is spent charging the relatively large Coss capacitance of the low side FET when the SW node is near ground potential and the COSS capacitance of the high side FET as the SW node nears the clamp voltage. The resulting slope of the voltage change at low voltages is in the order of 100 MV/s. Once the switch node has started to charge the C_{OSS}, the capacitance decreases rapidly and the slope can increase on the switch node to as much as 10 GV/s. The active dead time control starts a timer once the LDRV internal logic has transitioned from TTL logic level high to low referred to as D_{T Max}. The D_{T Max} is a fail safe dead timer that ensures normal operation. After the low side driver logic transition is tripped, the part will monitor the voltage at SW to determine when it has exceeded 10 V. Once the 10 V threshold is exceeded, a second timer is started called DT_E R. After the

DT E R timer has expired, the ADRV will generate a 5 V logic level high to turn on the high side FET so that the high side FET will start conducting. If the $D_{T\ Max}$ timer expires before the 10 V threshold is met, and the additional DT_E_R timer has not expired, this failure will be counted, but the ADRV will not be forced on. Once the SW is high and the high side FET is conducting, the high side drive will remain high until the end of the cycle. At the end of the cycle, the ADRV will output a 5 V logic level low. When the internal prelevel shifted ADRV TTL logic transitions from high to low, a $D_{T\ Max}$ timer is started. The switch node then discharges until it reaches DT_R_E_TH, at which time the DT R E timer is started. Once either the DT R E or the D_{T Max} timer has expired, the LDRV will transition from low to high and the process will continue. The dead time $D_{T\ Max}$ only applies to the full ACF mode of operation and as such is blanked from ACF to DCM and DCM to ACF transitions when the ADRV pulses are phased in and out with LEM. Further, D_{T Max} is not observed during the LEM portion of soft start of ACF.




Figure 25. Dead Time and Mode Identification

OTHER PROTECTION FEATURES

FLT Input

The NCP1568 includes a dedicated fault input accessible via the FLT pin. The controller can be latched off or restarted by pulling the pin up above the upper fault threshold (typically 3.0 V). Likewise, the controller can be latched off

or restarted if the FLT pin voltage, V_{FLT} , is pulled below the lower fault threshold (typically 0.4 V). The controller operates normally while the FLT pin voltage is maintained within the upper and lower fault thresholds. Figure 26 shows the architecture of the FLT input.




Figure 26. FLT Pin Diagram

OTP FLT Threshold and Fault Handling

The primary purpose of the lower FLT threshold is to detect an over temperature fault using an NTC thermistor. A pull up current source, (typically 45.5 µA) generates a voltage drop across an external thermistor. The resistance of the NTC thermistor decreases as the temperature rises, resulting in a lower voltage across the thermistor. The controller detects a fault once the thermistor voltage drops below the V_{FLT(OTP in)} threshold. The FLT voltage must drop below the threshold for longer than t_{delay(OTP)} (typically 33 µs), then the IC will take the appropriate action. If the IC is programmed to latch, the V_{CC} voltage must go below Vcc(reset) before normal operation can continue. If the IC is programmed to restart, the part will initiate a soft start once the temperature decreases and the corresponding NTC voltage has increased enough to exceed the V_{FLT(OTP out)} threshold (typically 937 mV).

OTP FLT Threshold Startup

A bypass capacitor is usually connected between the FLT and GND pins and it will take some time for VFLT to reach its steady state value once IFLT(OTP) is enabled. The IC is prevented from switching as long as the FLT voltage is below the $V_{FLT(OTP\ in)}$ threshold. When adapters are produced they must go through a burn in process. The process calls for the adapter to be heated up to higher ambient temperatures (typically 65°C), then powered on and allowed to operate for an extended period of time to catch any assembly or part defects early before they are shipped to end customers. With the above burn in process, the FLT pin can cause the NTC to trip and keep the part off during the burn in process. To prevent the adapter from failing the burn in test, the adapter must start up when the FLT voltage exceeds V_{FLT(OTP out 1st)} (typically 418 mV), rather than V_{FLT(OTP_out)} (typically 937 mV). Further, the IC must successfully complete a soft start by reaching the end of forced ACF without triggering a V_{CC} off as shown in Figure 27.




Figure 27. FLT Pin Diagram

The IC is enabled above $V_{FLT(OTP_out_1st)}$ in soft start only, rather than $V_{FLT(OTP_out)}$. The rest of the functionality of the FLT pin after a successful soft start is unchanged. Therefore, a lower fault (i.e. over temperature) is acknowledged under the $V_{FLT(OTP_out_1st)}$ threshold in soft start, holding the part in reset until the threshold is clear. When the FLT pin is below the $V_{FLT(OTP_in)}$ threshold, the current draw of the IC is I_{CC1A} (typically 240 μ A).

OVP FLT Threshold

The upper fault threshold is intended to be used to prevent an overvoltage using a zener diode and a resistor in series from the auxiliary winding voltage (V_{AUX}) to ground with the FLT pin connected at the anode as shown in Figure 26. To reach the upper threshold, the external pull up current has to be greater than the pull down capability of the clamp V_{FLT} (clamp) (typically 1.75 V) and R_{FLT} (clamp) (typically 1.57 k Ω) the resistor in series. The FLT voltage must increase above the threshold for longer than t_{delav(OTP)} (typically 33 µs), then the IC will take the appropriate action of latching or restarting. If the IC is programmed to latch, the V_{CC} voltage must go below V_{CC(reset)} before normal operation can continue. If the IC is programmed to restart, the part will initiate the restart timer once V_{AUX} voltage decreases below the hysteresis of the OVP comparator. The internal clamp prevents the FLT pin voltage from reaching the upper latch threshold if the pin is open. When the FLT pin is above the V_{FLT(OVP)} threshold, the current draw of the IC is I_{CC1B} (typically 240 μA).

When the auto recovery option is selected for the fault pin, $I_{FLT(OTP)}$ remains enabled while the lower fault is present independent of V_{CC} in order to provide temperature hysteresis. The controller can detect an upper OVP fault once V_{CC} exceeds $V_{CC(reset)}$. Once the controller is latched, it is reset if a brownout condition is detected or if V_{CC} is cycled down to its reset level, $V_{CC(reset)}$. In the typical application these conditions occur only if the ac voltage is removed from the system.

Over Power Protection

The maximum power delivered by an isolated power converter is controlled by limiting the peak inductor current on a pulse by pulse basis on the primary side. Power converters typically do not deliver the same maximum output power across all line conditions. Energy delivery is influenced by duty ratio, line voltage, and switching frequency. The duty ratio changes with line voltage and hence with a fixed peak current, the average inductor current varies over line voltage. The slope of the current increases as the line voltage increases, delivering more energy with a fixed propagation delay in high line operation. An internal line OPP compensation is provided where line sensed discrete steps provide an approximate transconductance (g_m) of 188 nA/V sourced out of the CS pin such that a designer can compensate for the selected inductance. The propagation delays of all comparators connected to the CS pin such as SCP, OCP, peak current freeze, and the PWM comparator all benefit from the line compensation.

Current Limit

The current passing through the primary main FET is sensed via a resistor at the CS pin. The ramping current sensed by the CS pin is used to modulate the loop error voltage (FB) to generate PWM signals; it is also used for cycle by cycle peak current limit control and detection of a short circuit condition. Figure 28 below shows the block diagram of the current limit circuitry.

Internal Leading Edge Blanking (LEB) circuitry masks the current sense information before applying it to the current monitoring comparators. LEB prevents unwanted noise from terminating the drive pulses prematurely. Placing a small RC filter (typically 20 pF and 732 Ω) close to the CS pin to suppress additional noise is suggested. The LEB period begins once LDRV reaches approximately 2 V. An internal switch $R_{CS(switch)}$ discharges and holds the CS pin low at the conclusion of every cycle for 100 ns. In DCM operation, LEB is implemented by pulling the CS pin low for the LEB period at the beginning of LDRV pulse.




Figure 28. Current Limit Comparators

Cycle by Cycle Current Limiting

Cycle by Cycle (CBC) current limiting is implemented using the OCP comparator and terminates the LSDRV drive pulse if the CS voltage exceeds the $V_{ILIM\,(OCP)}$ threshold in ACF and DCM modes of operation. In transition mode of operation this threshold is raised to $V_{ILIM\,(OCP)}$ Trans to facilitate the increased ΔIm while transitioning into or out of ACF operation. When the CS voltage crosses the $V_{ILIM\,(OCP)}$, an error flag is asserted and the counter counts up 2 counts. If a single cycle occurs in which the $V_{ILIM\,(OCP)}$ is not triggered, the counter counts down 1 count. The counter update is done at switching frequency. Hence depending upon the mode of operation (ACF vs. DCM) and line and

load conditions, the time it takes to reach full count varies. If the counter has reached full count, a latch or auto recover is initiated dependent on options selected referred to as OCP reaction.

The OCP threshold depends on mode of operation, i.e., DCM versus ACF and frequency pf operation. In the DCM operation, the OCP threshold is 784 mV. However, in ACF operation, the OCP comparator trip voltage varies with the frequency of operation from $V_{(OCP)_ACF_C1_100}$ to $V_{(OCP)_ACF_C1_400}$, this feature is implemented to compensate for higher frequency of operation in a variable environment. Please refer to the electrical table for frequency vs OCP level.

Table 6. CURRENT LIMIT COUNTS AND TIMING

Switching Frequency (kHz)	Counts (k)	Limiting Time (ms)
100	5	25
250	5	10
500	5	5
1000	5	2.5




Figure 29. Current Limit Counting Scheme

Short Circuit Protection

A sharp rise in the CS pin sensed current can occur in the primary side if a winding is shorted or a component is faulty. Short circuit protection is implemented using the SCP comparator; it terminates the drive pulse if the CS voltage exceeds the $V_{\rm ILIM~(SCP)}$ threshold in ACF, DCM, and skip mode of operation after the $T_{\rm LEB(SCP)}$ blanking time. The time $T_{\rm LEB(SCP)}$ is shorter than the $T_{\rm LEB(OCP)}$ by

approximately 50 ns to ensure a short circuit is properly identified. When the SCP comparator trips, a count is incremented and a counter tracks the number of SCP events. Once the number of consecutive SCP events crosses N_{SCP} as defined in the electrical table, then the part latches or restarts according to the OTP bits programmed referred to as SCP reaction.

OCP and SCP Level During Transition

The OCP and SCP have two discrete voltage trip levels at an operating point. In ACF mode, the current limit is modulated with frequency change. The NCP1568 ZVS frequency modulation scheme increases the frequency as the line voltage increases. The current limit must be decreased to compensate for the increased available output power when the voltage and frequency increases. The SCP and OCP levels described in the above section are steady state normal protections. When the system is transitioning from ACF operation to DCM operation or DCM operation to ACF

operation via the LEM process described in the corresponding sections, the current limits are changed. When the system is undergoing the transition, the OCP and SCP levels are increased from the $V_{(OCP)_ACF_100100}$ (784 mV at low line) to the $V_{ILIM(OCP)_Trans}$ 1.2 V and the $V_{ILIM(SCP)}$ 1.2 V to $V_{ILIM(SCP)_Trans}$ 1.4 V. The current limit levels are increased on the rising edge of the first low side drive pulse of the transition and remain at that level for 1 ms after the transition process has completed, as shown in Figure 30.




Figure 30. OCP and SCP Timing

HV Bias Cycle (HVBC)

When the IC is not switching and either waiting for restart or is latched, IC power is maintained to the part by sourcing I_{start2} until the V_{CC} pin is charged to the $V_{CC(on)}$ threshold, at which time it will turn off. The part dissipates a small amount of power while waiting to take the next action discharging the V_{CC} pin voltage until the $V_{CC(off)}$ threshold is tripped. Once the VCC(off) threshold is tripped, the part will source I_{start2} , charging the V_{CC} capacitor. The charging and discharging of the V_{CC} voltage, also referred to as HV Bias Cycle (HVBC), will continue until the HV pin's voltage is removed and the V_{CC} voltage drops below $V_{CC(reset)}$, or T_{auto_retry} has expired.

Auto Recovery and Latch

The auto recovery fault behavior is used to protect the end user from any abnormal conditions, to reduce power consumption during a fault condition, and to allow the adapter to recover quickly as soon as the issue has been resolved without the need to unplug and replug the power supply. If a fault occurs when the IC is configured to auto recovery, ADRV and LDRV are driven low and the part remains off for Tauto_retry time maintaining V_{CC} voltage through the HVBC process. At the end of Tauto_retry, the IC is allowed to restart via the soft start process once V_{CC(on)} is reached.




Figure 31. Fault Recovery Behavior

Latching Fault Behavior

The purpose of a latch fault is to require user intervention to restore proper operation of the adapter or power supply. The user is expected to unplug and replug the adapter to enable the power supply to attempt regulation. If a fault occurs and the NCP1568 is configured to have a latch fault in ACF operation or DCM operation once the current clock cycle expires, both LDRV and ADRV are terminated. In skip

operation since there are no pulses, no pulses will be produced as a result of a latch fault. The part then monitors the line to determine when power has been removed and maintains V_{CC} voltage by HVBC. When line voltage has been removed, the part will start X2 discharge (see the line removal section). When the FLT pin initiates a latch fault, the current draw of the IC is I_{CC1C} (typically 220 μ A).





Figure 32. Fault Latched Behavior

Thermal Shutdown

An internal thermal shutdown circuit monitors the junction temperature of the controller. The controller is disabled if the junction temperature exceeds the thermal shutdown threshold, T_{SHDN} (typically 150°C). When a thermal shutdown fault is detected, the controller enters a


nonlatching fault mode and remains there until the junction temperature drops below T_{SHDN} by the thermal shutdown hysteresis, $T_{SHDN(HYS)}$, (typically 40°C). The thermal shutdown is also cleared if V_{CC} drops below $V_{CC(reset)}$, or a line removal fault is detected. A new power up sequence commences at the next $V_{CC(on)}$.



9.090 9.085 9.080 9.075 9.065 9.065 9.065 9.065 9.065 1.0 125 TJ, JUNCTION TEMPERATURE (°C)

Figure 33. V_{CC(on)} vs. Temperature

Figure 34. V_{CC(off)} vs. Temperature







Figure 35. I_{start1} vs. Temperature

Figure 36. I_{start2} vs. Temperature






Figure 37. I_{CC} Discharge vs. Temperature

Figure 38. I_{HV(off)} vs. Temperature




Figure 39. I_{SW(off)} vs. Temperature




Figure 40. I_{SW(on)} vs. Temperature




Figure 41. I_{CC1} and I_{CC2} vs. Temperature




Figure 42. I_{CC3} and I_{CC4} vs. Temperature




Figure 43. I_{CC5} vs. Temperature






Figure 44. V_{HV(Start)} and V_{HV(Stop)} vs. Temperature



2.3 2.2 ATH7 2.1 ATH6 2.0 ATH (V) 1.9 ATH5 1.8 ATH4 1.7 1.6 -40 -25 -10 5 20 35 50 65 95 110 125 T_J, JUNCTION TEMPERATURE (°C)

Figure 45. ATH 0-3 vs. Temperature

Figure 46. ATH 4-7 vs. Temperature







Figure 47. ATH 8-11 vs. Temperature

Figure 48. ATH 12-14 vs. Temperature







Figure 49. $I_{\rm DTH}$ and $I_{\rm ATH}$ vs. Temperature


Figure 50. I_{FLT} vs. Temperature



108 106 Fosc_LL_ACF_100 (kHz) 104 102 100 98 96 94 92 95 110 125 -40 -25 -10 5 20 35 50 65 80 T_J, JUNCTION TEMPERATURE (°C)

Figure 51. F_{MIN} vs. Temperature

Figure 52. Fosc_LL_ACF_100 vs. Temperature







Figure 53. Fosc_LL_ACF_UB1 vs.
Temperature

Figure 54. TZVS_2 NCP1568B13A vs. Temperature






Figure 55. TZVS_2 NCP1568B13A vs. Temperature

Figure 56. V_(OCP) vs. Temperature




Figure 57. $V_{FB(skip)}$ vs. Temperature

Figure 58. $V_{FLT(OTP_in)}$ vs. Temperature


Part Number Ordering Information

Base Part	Soft Start			CS PIN	FLT Pin	FIT Pin	CS PIN	
Number	Time (ms)	LEB/ DTMAX/ T_ZVS1 (ns)	T_ZVS2	SCP	ОТР	OVP	OCP	Fault
NCP1568	4 (A)	178 / 420/ 210 (0)	0 (0)	Reaction	on 0 = Re	estart, 1 =	Latch	Action
	8 (B)	99 / 240 / 120 (1)	20 (1)	0	0	0	0	Α
	16 (C)	175 / 240/ 120 (2)	40 (2)	0	0	0	1	В
	32 (D)	225 / 600 / 300 (3)	60 (3)	0	0	1	0	С
		378 / 600 / 300 (4)	80 (4)	0	0	1	1	D
		299 / 600 / 300 (5)	100 (5)	0	1	0	0	Е
		327 / 600 / 300 (6)	150 (6)	0	1	0	1	F
		425 / 600 / 300 (7)	200 (7)	0	1	1	0	G
				0	1	1	1	Н
				1	0	0	0	I
				1	0	0	1	J
				1	0	1	0	K
				1	0	1	1	L
				1	1	0	0	М
				1	1	0	1	N
				1	1	1	0	0
				1	1	1	1	Р
NCP1568	8 (B)	178 / 420/ 210 (0)	150 (6)					Α
NCP1568	8 (B)	99 / 240 / 120 (1)	60 (3)					Α

PACKAGE DIMENSIONS

TSSOP16 MINUS PINS 2,3,14 & 15

CASE 948BW ISSUE O





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.10 PER SIDE.
- 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION.
 ALLOWABLE DAMBAR PROTRUSION SHALL NOT BE IN 0.13 TOTAL
 IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN.	MAX.			
Α	-	1.20			
A1	0.05	0.15			
b	0.19	0.30			
b1	0.19	0.25			
С	0.09	0.20			
c1	0.09	0.16			
D	4.90	5.10			
E	6.40	BSC			
E1	4.30 4.50				
G	0.65 BSC				
L	0.50	0.75			
М	0°	8°			

SEE DETAIL A





DETAIL A

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

♦ NCP1568/D