# <u>Linear Voltage Regulator</u> -Ultra-Low Quiescent Current, Ultra-Low Noise, LDO

## 200 mA

Noise sensitive applications such as Phase Locked Loops, Oscillators, Frequency Synthesizers, Low Noise Amplifiers and other Precision Instrumentation require very clean power supplies. The NCP702 is a 200 mA LDO that provides the engineer with a very stable, accurate voltage with ultra-low noise and very high Power Supply Rejection Ratio (PSRR), making it suitable for RF applications. The device doesn't require an additional noise bypass capacitor to achieve ultra-low noise performance. In order to optimize performance for battery operated portable applications, the NCP702 employs an Adaptive Ground Current feature for ultra-low ground current consumption during light-load conditions.

#### **Features**

- Operating Input Voltage Range: 2.0 V to 5.5 V
- Available in Fixed Voltage Options: 0.8 to 3.5 V Contact Factory for Other Voltage Options
- Output Voltage Trimming Step: 2.5 mV
- Ultra-Low Quiescent Current of Typ. 10 μA
- Ultra-Low Noise: 11 μV<sub>RMS</sub> from 100 Hz to 100 kHz
- Very Low Dropout: 140 mV Typical at 200 mA
- ±2% Accuracy Over Full Load/Line/Temperature
- High PSRR: 68 dB at 1 kHz
- Thermal Shutdown and Current Limit Protections
- Internal Soft-Start to Limit the Turn-On Inrush Current
- Stable with a 1 µF Ceramic Output Capacitor
- Available in TSOP-5 and XDFN 1.5 x 1.5 mm Package
- Active Output Discharge for Fast Output Turn-Off
- These are Pb-Free Devices

#### **Typical Applicaitons**

- PDAs, Mobile Phones, GPS, Smartphones
- Wireless Handsets, Wireless LAN, Bluetooth, Zigbee
- Portable Medical Equipment
- Other Battery Powered Applications




Figure 1. Typical Application Schematic



### ON Semiconductor®

http://onsemi.com



TSOP-5 SN SUFFIX CASE 483



XDFN-6 MX SUFFIX CASE 711AE

#### **MARKING DIAGRAMS**





X, XXX = Specific Device Code

M = Date Code


A = Assembly Location

Y = Year


N = Work Week

= Pb-Free Package

#### PIN CONNECTIONS



5-Pin TSOP-5 (Top View)



6-Pin XDFN 1.5 x 1.5 mm (Top View)

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 18 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

**Table 1. PIN FUNCTION DESCRIPTION** 

Pin No. XDFN 6	Pin No. TSOP-5	Pin Name	Description
1	5	OUT	Regulated output voltage pin. A small 1 $\mu\text{F}$ ceramic capacitor is needed from this pin to ground to assure stability.
2	4	N/C	Not connected. This pin can be tied to ground to improve thermal dissipation.
3	2	GND	Power supply ground.
4	3	EN	Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
5		N/C	Not connected. This pin can be tied to ground to improve thermal dissipation.
6	1	IN	Input pin. It is recommended to connect a 1 µF ceramic capacitor close to the device pin.

**Table 2. ABSOLUTE MAXIMUM RATINGS** 

Rating	Symbol	Value	Unit	
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 V to 6 V	V	
Output Voltage	V <sub>OUT</sub>	-0.3 V to V <sub>IN</sub> + 0.3 V	V	
Enable Input	V <sub>EN</sub>	-0.3 V to V <sub>IN</sub> + 0.3 V	V	
Output Short Circuit Duration	t <sub>SC</sub>	Indefinite	S	
Maximum Junction Temperature	T <sub>J(MAX)</sub>	150	°C	
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C	
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V	
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Refer to ELÉCTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 2. This device series incorporates ESD protection and is tested by the following methods:
  - ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)
  - ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)
  - Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

Table 3. THERMAL CHARACTERISTICS (Note 3)

Rating	Symbol	Value	Unit
Thermal Characteristics, TSOP-5, Thermal Resistance, Junction-to-Air Thermal Characterization Parameter, Junction-to-Lead (Pin 2)	θ <sub>JA</sub> ΨJA	224 115	°C/W
Thermal Characteristics, XDFN6 1.5 x 1.5 mm Thermal Resistance, Junction-to-Air Thermal Characterization Parameter, Junction-to-Board		149 81	°C/W

<sup>3.</sup> Single component mounted on 1 oz, FR4 PCB with 645 mm<sup>2</sup> Cu area.

#### **Table 4. ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = V_{OUT(NOM)} + 0.3 \ V \ or \ 2.0 \ V, \ whichever \ is \ greater; \ V_{EN} = 0.9 \ V, \ I_{OUT} = 10 \ mA, \ C_{IN} = C_{OUT} = 1 \ \mu F.$  Typical values are at  $T_{J} = +25^{\circ}C$ . Min/Max values are specified for  $T_{J} = -40^{\circ}C$  and  $T_{J} = 125^{\circ}C$  respectively. (Note 4)


Parameter Test Condi		tions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage			V <sub>IN</sub>	2.0		5.5	V
Undervoltage lock-out	V <sub>IN</sub> rising	V <sub>IN</sub> rising		1.2	1.6	1.9	V
Output Voltage Accuracy	$V_{OUT} + 0.3 \text{ V} \le V_{IN} \le 5.5 \text{ V},$	I <sub>OUT</sub> = 0 – 200 mA	V <sub>OUT</sub>	-2		+2	%
Line Regulation	$V_{OUT} + 0.3 \text{ V} \le V_{IN} \le 4.5 \text{ V},$	I <sub>OUT</sub> = 10 mA	Reg <sub>LINE</sub>		290		μV/V
	$V_{OUT} + 0.3 \text{ V} \le V_{IN} \le 5.5 \text{ V},$	I <sub>OUT</sub> = 10 mA	Reg <sub>LINE</sub>		440		μV/V
Load Regulation	I <sub>OUT</sub> = 0 mA to 200 mA		Reg <sub>LOAD</sub>		13		μV/mA
Dropout voltage (Note 5)	I <sub>OUT</sub> = 200 mA, V <sub>OUT(nom)</sub> =	= 2.5 V	$V_{DO}$		140	200	mV
Output Current Limit	V <sub>OUT</sub> = 90% V <sub>OUT(nom)</sub>		I <sub>CL</sub>	220	385	550	mA
Quiescent current	I <sub>OUT</sub> = 0 mA		IQ		10	16	μΑ
Ground current	I <sub>OUT</sub> = 2 mA		I <sub>GND</sub>		60		μΑ
	I <sub>OUT</sub> = 200 mA		I <sub>GND</sub>		160		μΑ
Shutdown current (Note 6)	V <sub>EN</sub> ≤ 0.4 V		I <sub>DIS</sub>		0.005		μΑ
	V <sub>EN</sub> ≤ 0.4 V, V <sub>IN</sub> = 4.5 V		I <sub>DIS</sub>		0.01	1	μΑ
EN Pin Threshold Voltage High Threshold Low Threshold	V <sub>EN</sub> Voltage increasing V <sub>EN</sub> Voltage decreasing			0.9		0.4	V
EN Pin Input Current	V <sub>EN</sub> = V <sub>IN</sub> = 5.5 V		I <sub>EN</sub>		110	500	nA
Turn-On Time (Note 7)	C <sub>OUT</sub> = 1.0 μF, I <sub>OUT</sub> = 1 mA	\	t <sub>ON</sub>		300		μs
Output Voltage Overshoot on Start-up (Note 8)	$V_{EN} = 0 \text{ V to } 0.9 \text{ V}, 0 \le I_{OUT}$	- ≤ 200 mA	$\Delta V_{OUT}$			2	%
Load Transient	I <sub>OUT</sub> = 1 mA to 200 mA or I <sub>OUT</sub> = 200 mA to 1 mA in 1	0 μs, C <sub>OUT</sub> = 1 μF	$\Delta V_{OUT}$		-30/+30		mV
Power Supply Rejection Ratio	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 2.5 V		PSRR		70 68 53		dB
Output Noise Voltage $V_{OUT} = 2.5 \text{ V, V}_{IN} = 3 \text{ V, I}_{OUT} = 200 \text{ mA}$ f = 100 Hz to 100 kHz		V <sub>N</sub>		11		$\mu V_{rms}$	
Active Discharge Resistance	e V <sub>EN</sub> < 0.4 V		R <sub>DIS</sub>		1		kΩ
Thermal Shutdown Temperature	Temperature increasing from	n T <sub>J</sub> = +25°C	T <sub>SD</sub>		160		°C
Thermal Shutdown Hysteresis	Temperature falling from T <sub>S</sub>	D .	T <sub>SDH</sub>	-	20	-	°C

<sup>4.</sup> Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

 <sup>5.</sup> Characterized when V<sub>OUT</sub> falls 100 mV below the regulated voltage at V<sub>IN</sub> = V<sub>OUT(NOM)</sub> + 0.3 V.
 6. Shutdown Current is the current flowing into the IN pin when the device is in the disable state.


<sup>7.</sup> Turn-On time is measured from the assertion of EN pin to the point when the output voltage reaches 0.98 V<sub>OUT(NOM)</sub>

<sup>8.</sup> Guaranteed by design.




	RMS Output Noise		
lout	10 Hz – 100 kHz	100 Hz – 100 kHz	
1 mA	21.74	21.17	
10 mA	14.62	14.07	
200 mA	10.74	10.02	

Figure 3. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 0.8 V,  $C_{OUT}$  = 1  $\mu F$ 




	RMS Output Noise		
l <sub>OUT</sub>	10 Hz – 100 kHz	100 Hz – 100 kHz	
1 mA	14.16	13.43	
10 mA	14.20	13.70	
200 mA	10.99	10.48	

Figure 4. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 0.8 V,  $C_{OUT}$  = 4.7  $\mu F$ 




	RMS Output Noise		
I <sub>OUT</sub>	10 Hz – 100 kHz	100 Hz – 100 kHz	
1 mA	12.94	12.11	
10 mA	12.78	12.25	
200 mA	11.33	10.83	

Figure 5. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 0.8 V,  $C_{OUT}$  = 10  $\mu F$ 




	RMS Output Noise		
lоит	10 Hz – 100 kHz	100 Hz – 100 kHz	
1 mA	20.28	17.87	
10 mA	16.73	13.90	
200 mA	13.70	10.21	

Figure 6. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 1  $\mu F$ 



	RMS Output Noise		
l <sub>OUT</sub>	10 Hz – 100 kHz	100 Hz – 100 kHz	
1 mA	15.76	11.82	
10 mA	17.09	13.88	
200 mA	14.51	11.47	

Figure 7. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 4.7  $\mu F$ 



	RMS Output Noise		
lout	10 Hz – 100 kHz	100 Hz – 100 kHz	
1 mA	14.87	10.57	
10 mA	16.00	12.65	
200 mA	14.89	11.84	

Figure 8. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 10  $\mu F$ 




Figure 9. Power Supply Rejection Ratio,  $V_{OUT}$  = 0.8 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 10. Power Supply Rejection Ratio,  $V_{OUT} = 0.8 \text{ V}, C_{OUT} = 4.7 \mu\text{F}$ 




Figure 11. Power Supply Rejection Ratio,  $V_{OUT} = 3.3 \text{ V}, C_{OUT} = 1 \mu F$ 




Figure 12. Power Supply Rejection Ratio,  $V_{OUT} = 3.3 \text{ V}, C_{OUT} = 4.7 \mu\text{F}$ 




Figure 13. Power Supply Rejection Ratio,  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 10  $\mu F$ 




Figure 14. PSRR vs. Voltage Differential,  $C_{OUT} = 4.7 \; \mu F, \, I_{OUT} = 200 \; mA$ 




Figure 15. PSRR vs. Voltage Differential,  $C_{OUT} = 4.7~\mu\text{F, }I_{OUT} = 10~\text{mA}$ 




Figure 16. Quiescent Current vs. Input Voltage,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 17. Quiescent Current vs. Input Voltage,  $V_{OUT}$  = 0.8 V




Figure 18. Dropout Voltage vs. Output Current,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 19. Dropout Voltage vs. Output Current,  $V_{OUT} = 2.5 \text{ V}$ 




Figure 20. Output Voltage vs. Temperature,  $V_{OUT} = 0.8 \text{ V}$ 




Figure 21. Output Voltage vs. Temperature,  $V_{OUT}$  = 1.8 V

Figure 22. Output Voltage vs. Temperature,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 23. Load Regulation vs. Temperature,  $V_{OUT} = 0.8 \text{ V}$ 




Figure 24. Load Regulation vs. Temperature,  $V_{OUT} = 1.8 \text{ V}$ 




Figure 25. Load Regulation vs. Temperature,  $V_{OUT}$  = 3.3 V




Figure 26. Line Regulation vs. Temperature,  $V_{OUT}$  = 0.8 V




Figure 27. Line Regulation vs. Temperature, V<sub>OUT</sub> = 1.8 V




Figure 28. Line Regulation vs. Temperature,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 29. Disable Current vs. Temperature,  $V_{OUT} = 1.8 \text{ V}$ 




Figure 30. Disable Current vs. Temperature,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 31. Disable Current vs. Temperature,  $V_{OUT} = 0.8 \ V$ 






Figure 32. Output Current Limit vs. Temperature, V<sub>OUT</sub> = 0.8 V



V<sub>EN LOW</sub>, EN LOW THRESHOLD (V)  $V_{OUT(nom)} = 3.3 V$ 0.9  $V_{IN} = 3.6 \text{ V}$  $I_{OUT} = 10 \text{ mA}$ 8.0  $C_{OUT} = C_{OUT} = 1 \mu F$ 0.7 0.6 0.5 0.4 0.3 -20 -40 40 60 80 100 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 33. Output Current Limit vs. Temperature, V<sub>OUT</sub> = 3.3 V

Figure 34. Enable Low Threshold Voltage







Figure 35. Enable High Threshold Voltage

Figure 36. Enable Turn-On Response,  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 1  $\mu F$ 






Figure 37. Enable Turn-On Response,  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 3  $\mu F$ 

Figure 38. Enable Turn-On Response,  $V_{OUT}$  = 0.8 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 39. Enable Turn-On Response,  $V_{OUT}$  = 0.8 V,  $C_{OUT}$  = 3  $\mu F$ 




Figure 40. Turn-On Inrush Current vs. Output Capacitance




Figure 41. Enable Turn-Off Response,  $V_{OUT} = 3.3 \ V, C_{OUT} = 1 \ \mu F$ 




Figure 42. Enable Turn–Off Response,  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 4.7  $\mu F$ 




Figure 43. Enable Turn–Off Response,  $V_{OUT} = 3.3 \ V, \ C_{OUT} = 10 \ \mu F$ 





Figure 44. Slow Input Voltage Turn-On/Turn-Off, V<sub>OUT</sub> = 3.3 V

#### **TYPICAL CHARACTERISTICS**



4.4V

t<sub>FALL</sub> = 1μs

3.8V

IN

IOUT = 1mA

OUT

V<sub>IN</sub> = V<sub>EN</sub>

V<sub>OUT(nom)</sub> = 3.3V

C<sub>OUT</sub> = 1μF, T<sub>A</sub> = 25°C

Figure 45. Line Transient Response – Rising Edge, V<sub>OUT</sub> = 3.3 V

 $\begin{array}{c} V_{\text{IN}} = V_{\text{EN}} = 2V, \\ V_{\text{OUT}} = 0.8V, \\ C_{\text{IN}} = 1 \mu \text{F} \text{ (MLCC)} \\ C_{\text{OUT}} = MLCC \text{ type,} \\ t_r = 1 \mu \text{s, } T_A = 25^{\circ}\text{C} \end{array}$ 

Figure 46. Line Transient Response – Falling Edge, V<sub>OUT</sub> = 3.3 V




Figure 47. Load Transient Response – Rising Edge, I<sub>OUT</sub> = 1 mA – 200 mA, V<sub>OUT</sub> = 0.8 V

2µs/div




Figure 48. Load Transient Response – Falling Edge,  $I_{OUT}$  = 1 mA – 200 mA,  $V_{OUT}$  = 0.8 V





Figure 49. Load Transient Response – Rising Edge,  $I_{OUT}$  = 1 mA – 200 mA,  $C_{OUT}$  = 1.0  $\mu F$ 

Figure 50. Load Transient Response – Falling Edge,  $I_{OUT}$  = 1 mA – 200 mA,  $C_{OUT}$  = 1.0  $\mu F$ 







Figure 51. Load Transient Response – Rising Edge,  $I_{OUT}$  = 1 mA – 200 mA,  $C_{OUT}$  = 4.7  $\mu F$ 

Figure 52. Load Transient Response – Falling Edge,  $I_{OUT}$  = 1 mA – 200 mA,  $C_{OUT}$  = 4.7  $\mu F$ 







Figure 53. Load Transient Response – Rising Edge,  $I_{OUT}$  = 1 mA – 200 mA,  $C_{OUT}$  = 10  $\mu F$ 

Figure 54. Load Transient Response – Falling Edge,  $I_{OUT}$  = 1 mA – 200 mA,  $C_{OUT}$  = 10  $\mu F$ 






Figure 55. Output Short Circuit Response

Figure 56. Cycling between Output Short Circuit and Thermal Shutdown




Figure 57. Ground Current vs. Output Current,  $I_{OUT} = 0 \text{ mA}$  to 5 mA




Figure 59. EN Pin Input Current vs. Enable Pin Voltage




Figure 58. Ground Current vs. Output Current,  $I_{OUT} = 0$  mA to 200 mA




Figure 60. Output Capacitor ESR vs. Output Current

#### APPLICATIONS INFORMATION

#### General

The NCP702 is a high performance 200 mA Low Dropout Linear Regulator. This device delivers excellent noise and dynamic performance.

Thanks to its adaptive ground current feature the device consumes only 10  $\mu A$  of quiescent current at no-load condition.

The regulator features ultra-low noise of 11  $\mu V_{RMS}$ , PSRR of 68 dB at 1 kHz and very good load/line transient performance. Such excellent dynamic parameters and small package size make the device an ideal choice for powering the precision analog and noise sensitive circuitry in portable applications. The LDO achieves this ultra low noise level output without the need for a noise bypass capacitor.

A logic EN input provides ON/OFF control of the output voltage. When the EN is low the device consumes as low as typ. 10 nA from the IN pin.

The LDO achieves ultra-low output voltage noise without the need for additional noise bypass capacitor.

The device is fully protected in case of output overload, output short circuit condition and overheating, assuring a very robust design.

#### Input Capacitor Selection (CIN)

It is recommended to connect a minimum of 1  $\mu$ F Ceramic X5R or X7R capacitor close to the IN pin of the device. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage.

There is no requirement for the min./max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input

capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes.

Larger input capacitor may be necessary if fast and large load transients are encountered in the application.

#### Output Decoupling (COUT)

The NCP702 is designed to be stable with a small 1.0  $\mu F$  ceramic capacitor on the output. To assure proper operation it is strongly recommended to use min. 1.0  $\mu F$  capacitor with the initial tolerance of  $\pm 10\%$ , made of X7R or X5R dielectric material types.

There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the  $C_{OUT}$  but the maximum value of ESR should be less than 700 m $\Omega$ .

Larger output capacitors could be used to improve the load transient response or high frequency PSRR as shown in typical characteristics. The initial tolerance requirements can be wider than  $\pm 10\%$  when using capacitors larger than  $1~\mu F$ .

It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature. The tantalum capacitors are generally more costly than ceramic capacitors.

The table on this page lists the capacitors which were used during the IC evaluation.

#### No-load Operation

The regulator remains stable and regulates the output voltage properly within the  $\pm 2\%$  tolerance limits even with no external load applied to the output.




Figure 61. Typical Applications Schematics

#### LIST OF CAPACITORS USED DURING THE NCP702 EVALUATION:

Symbol	Manufacturer	Part Number	Description
	Kemet	C0402C105K8PACTU	1 μF Ceramic ±10%, 10 V, 0402, X5R
	TDK C1005X5R1A105K	-  -	
C1, C2	Murata	GRM155R61A105KE15D	-1 -
01,02	AVX	0402ZD105KAT2A	-  -
	Multicomp	MCCA000571	1 μF Ceramic ±10%, 50 V, 1206, X7R
	Panason – ECG	ECJ-0EB0J475M	4.7 μF Ceramic ±20%, 6.3 V, 0402, X5R

#### APPLICATIONS INFORMATION

#### **Enable Operation**

The NCP702 uses the EN pin to enable/disable its output and to deactivate/activate the active discharge function.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active so that the output voltage  $V_{OUT}$  is pulled to GND through a 1  $k\Omega$  resistor. In the disable state the device consumes as low as typ. 10 nA from the  $V_{IN}$ .

If the EN pin voltage >0.9 V the device is guaranteed to be enabled. The NCP702 regulates the output voltage and the active discharge transistor is turned–off.

The EN pin has internal pull-down current source with typ. value of 110 nA which assures that the device is turned-off when the EN pin is not connected. A build in 2 mV of hysteresis in the EN prevents from periodic on/off oscillations that can occur due to noise.

In the case where the EN function isn't required the EN pin should be tied directly to IN.

#### **Undervoltage Lockout**

The internal UVLO circuitry assures that the device becomes disabled when the  $V_{IN}$  falls below typ. 1.5 V. When the  $V_{IN}$  voltage ramps—up the NCP702 becomes enabled, if  $V_{IN}$  rises above typ. 1.6 V. The 100 mV hysteresis prevents on/off oscillations that can occur due to noise on  $V_{IN}$  line.

#### **Reverse Current**

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that  $V_{OUT} > V_{IN}$ . Due to this fact in cases where the extended reverse current condition is anticipated the device may require additional external protection.

#### **Output Current Limit**

Output Current is internally limited within the IC to a typical 380 mA. The NCP702 will source this amount of current measured with the output voltage 100 mV lower than

the nominal  $V_{OUT}$ . If the Output Voltage is directly shorted to ground ( $V_{OUT} = 0$  V), the short circuit protection will limit the output current to 390 mA (typ). The current limit and short circuit protection will work properly up to  $V_{IN} = 5.5$  V at  $T_A = 25$ °C. There is no limitation for the short circuit duration.

#### Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold ( $T_{SD}$  –  $160^{\circ}$ C typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ( $T_{SDU}$  –  $140^{\circ}$ C typical). Once the IC temperature falls below the  $140^{\circ}$ C the LDO is enabled again. The thermal shutdown feature provides protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

#### **Power Dissipation**

As power dissipated in the NCP702 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. For reliable operation junction temperature should be limited to +125°C.

The maximum power dissipation the NCP702 can handle is given by:

$$P_{D(MAX)} = \frac{\left[125 - T_{A}\right]}{\theta_{JA}}$$
 (eq. 1)

The power dissipated by the NCP702 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN} (I_{GND}@I_{OUT}) + I_{OUT} (V_{IN} - V_{OUT}) \quad \text{(eq. 2)}$$




Figure 62.  $\theta_{JA}$  and  $P_{D(MAX)}$  vs. Copper Area (TSOP5)




Figure 63.  $\theta_{JA}$  and  $P_{D(MAX)}$  vs. Copper Area (XDFN6)

#### **Load Regulation**

The NCP702 features very good load regulation of maximum 2.6 mV in the 0 mA to 200 mA range. In order to achieve this very good load regulation a special attention to PCB design is necessary. The trace resistance from the OUT pin to the point of load can easily approach 100 m $\Omega$  which will cause a 20 mV voltage drop at full load current, deteriorating the excellent load regulation.

### **Line Regulation**

The IC features very good line regulation of 0.44 mV/V measured from  $V_{IN}$  =  $V_{OUT}$  + 0.3 V to 5.5 V. For battery operated applications it may be important that the line regulation from  $V_{IN}$  =  $V_{OUT}$  + 0.3 V up to 4.5 V is only 0.29 mV/V.

#### **Power Supply Rejection Ratio**

The NCP702 features very good Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range  $100~\rm kHz-10~MHz$  can be tuned by the selection of  $C_{OUT}$  capacitor and proper PCB layout.

#### **Output Noise**

The IC is designed for ultra–low noise output voltage. Figures 3 – 8 illustrate the noise performance for different  $V_{OUT}$ ,  $I_{OUT}$ ,  $C_{OUT}$ . Generally the noise performance in the indicated frequency range improves with increasing output current, although even at  $I_{OUT}$  = 1 mA the noise levels are below 22  $\mu V_{RMS}$ .

#### Turn-On Time

The turn-on time is defined as the time period from EN assertion to the point in which  $V_{OUT}$  will reach 98% of its nominal value. This time is dependent on  $V_{OUT(NOM)}$ ,  $C_{OUT}$ ,  $T_A$ . The turn-on time temperature dependence is shown below:




Figure 64. Turn-On Time vs. Temperature

#### **Internal Soft-Start**

The Internal Soft-Start circuitry will limit the inrush current during the LDO turn-on phase. Please refer to Figure 43 for typical inrush current values for given output capacitance.

The soft-start function prevents from any output voltage overshoots and assures monotonic ramp-up of the output voltage.

#### **PCB Layout Recommendations**

To obtain good transient performance and good regulation characteristics place  $C_{\rm IN}$  and  $C_{\rm OUT}$  capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size use 0402 capacitors. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated by the formula given in Equation 2.

#### **ORDERING INFORMATION**

Device	Voltage Option	Marking	Package	Shipping <sup>†</sup>	
NCP702MX18TCG	1.8 V	Р	XDFN6 (Pb-Free)		
NCP702MX28TCG	2.8 V	2		3000 / Tape & Reel	
NCP702MX30TCG	3.0 V	3			
NCP702MX33TCG	3.3 V	4			
NCP702SN18T1G	1.8 V	A7J			
NCP702SN28T1G	2.8 V	AD2			
NCP702SN30T1G	3.0 V	A7R	TSOP5 (Pb-Free)	3000 / Tape & Reel	
NCP702SN31T1G	3.1 V	A7P			
NCP702SN33T1G	3.3 V	A7T			

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






#### TSOP-5 3.00x1.50x0.95, 0.95P **CASE 483 ISSUE P**


**DATE 01 APR 2024** 

#### NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME 1. Y14.5-2018.
- 2.
- ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES). MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. 3. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D.
- OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.




DIM	MILLIMETERS			
	MIN.	NOM.	MAX.	
А	0.900	1.000	1.100	
A1	0.010	0.055	0.100	
A2	0.950 REF.			
b	0.250	0.375	0.500	
С	0.100	0.180	0.260	
D	2.850	3.000	3.150	
Е	2.500	2.750	3.000	
E1	1.350	1.500	1.650	
е	0.950 BSC			
L	0.200	0.400	0.600	
Θ	0.	5°	10°	




RECOMMENDED MOUNTING FOOTPRINT\*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

# NOTE 5 В Ė1 PIN 1 **IDENTIFIER** ΙAŀ TOP VIEW





SCALE 2:1

#### **GENERIC MARKING DIAGRAM\***





= Date Code

= Pb-Free Package

Discrete/Logic XXX = Specific Device Code

XXX = Specific Device Code = Assembly Location

= Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

М

**DOCUMENT NUMBER:** 

98ARB18753C

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

**DESCRIPTION:** 

TSOP-5 3.00x1.50x0.95, 0.95P

PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.




0.10 C




#### XDFN6 1.5x1.5, 0.5P CASE 711AE **ISSUE B**

**DATE 27 AUG 2015** 






**DETAIL A** ALTERNATE TERMINAL CONSTRUCTIONS




**DETAIL B** ALTERNATE CONSTRUCTIONS



**BOTTOM VIEW** 

**TOP VIEW** 



0.10 С Α В

NOTE 3

Ф 0.05 С

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED
  TERMINAL AND IS MEASURED BETWEEN 0.10 AND 0.20mm FROM TERMINAL TIP.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.35	0.45	
A1	0.00	0.05	
A3	0.13 REF		
b	0.20	0.30	
D	1.50 BSC		
Е	1.50 BSC		
е	0.50 BSC		
Ĺ	0.40	0.60	
L1		0.15	
L2	0.50	0.70	

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code


M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

### **RECOMMENDED MOUNTING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON56376E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	XDFN6, 1.5 X 1.5, 0.5 P		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

