								ŀ	VE VIOI	ONS										
LTR					[DESCR	RIPTIOI	N					DA	ATE (YI	R-MO-I	DA)		APPR	ROVED	
А	Add o	Add device type 02. Add vendor CAGE 01295. Technical ch Add case outlines L and 3 to drawing. Technical changes to changes throughout.								89-10-12			M. A. Frye							
В		vendor ghout.		F8859	. Add	device	class \	/ criteri	a. Edit	orial ch	anges			99-1	2-14		R	Raymon	d Monr	iin
С		case ou ghout -		(. Add o	delta lir	mits for	class '	V devic	es. Ed	litorial c	hange	S		00-0)7-27		R	Raymon	d Monr	iin
D			erplate III ja	to MIL- ak	-PRF-3	8535 re	equiren	nents.	Make o	change	to V _{OH}	delta		01-0)1-10		Т	homas	M. He	SS
E	case	outline	X lead	ıres, se d tempe ate to ir	rature	in secti	on 1.3	. Corre	ect the v	wavefor	ms in t	igure		05-0)7-07		Т	homas	M. He	ss
F				nicrociro to includ										07-0	3-15		Т	homas	M. He	ss
CURREN ⁻	Γ CAGI	E CO	DE 67	7268																
REV	T CAGI	E CO	DE 67	7268																
REV SHEET																				
REV SHEET REV	F	F	F	F	F	F	F	F	F	F	F	F	F 27	F						
REV SHEET REV SHEET	F 15			F 18	19	F 20	21	22	23	24	25	26	27	28	F	F	F	F	F	F
REV SHEET REV	F 15	F	F	F	19	•									F 9	F 10	F 11	F 12	F 13	F 14
REV SHEET REV SHEET REV STATUS	F 15	F	F	F 18 REV SHE	19	20	21 F	22 F	23 F	24 F	25 F	26 F	27 F	28 F		-	1			
REV SHEET REV SHEET REV STATUS OF SHEETS	F 15	F	F	F 18 REV SHE	19 EET	20	21 F 1	22 F 2	23 F	24 F	25 F 5	26 F 6	27 F 7	28 F 8	9 Y CE	10	11 COL	12 -UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	F 15	F 16	F	F 18 REV SHE	19 FET PAREC	20 D BY arry T.	21 F 1	22 F 2	23 F	24 F	25 F 5	26 F 6	27 F 7 SE SI	28 F 8	9 .Y CE , OHI	10	11 R COL 218-39	12 -UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR L	F 15	F 16 SUIT 3	F 17	F 18 REV SHE PREI	19 PAREL Li CKED M	20 D BY arry T.	21 F 1 Gaude	22 F 2	23 F	24 F 4	25 F 5	26 F 6	27 F 7 SE SI OLUM http	28 F 8 UPPL IBUS :://ww	9 Y CE, OHI	NTER O 432 cc.dla	11 R COL 218-39 a.mil	UMB 990	13 US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR L	F 15 ANDAR OCIRC AWING ING IS A' JSE BY ARTMEN INCIES C	F 16 SUIT S VAILAR ALL TS DF THE	F 17	F 18 REV SHE PREI	19 PAREC La	20 D BY arry T. BY lonica L D BY Michael	21 F 1 Gaude	22 F 2	23 F	Part of the state	25 F 5 DI	26 F 6 EFEN CO CIRC OCT WIT	27 F 7 SE SI OLUM http	28 F 8 UPPLIBUS :://ww	9 Y CE, OHI W.ds	NTER O 432	2 COL 218-39 a.mil	JUMB 1990	13 US	

DSCC FORM 2233 APR 97

APR 97 5962-E239-07


SHEET

1 OF 28


1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:



For device class V:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54AC373	Octal D-type transparent latch with three-state outputs
02	54AC11373	Octal D-type transparent latch with three-state outputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 2

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R S L X 2	GDIP1-T20 or CDIP2-T20 GDFP2-F20 or CDFP3-F20 GDIP3-T24 or CDIP4-T24 See figure 1 CQCC1-N20 CQCC1-N28	20 20 24 20 20 28	Dual-in-line Flat pack Dual-in-line Flat pack Square leadless chip carrier Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/, 2/, 3/

Supply voltage range (V _{CC})	
DC input voltage range (V _{IN})	
DC output voltage range (V _{OUT})	$-0.5 \text{ V dc to V}_{CC} + 0.5 \text{ V dc}$
Clamp diode current (I _{IK} , I _{OK})	±20 mA
DC output current (per pin) (I _{OUT})	±50 mA
DC V _{CC} or GND current (I _{CC} , I _{GND})	±100 mA <u>4</u> /
Maximum power dissipation (P _D)	500 mW
Storage temperature range (T _{STG})	65°C to +150°C
Lead temperature (soldering, 10 seconds):	
Case outline X	+260°C
All other case outlines except case X	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C <u>5</u> /

1.4 Recommended operating conditions. 2/, 3/, 6/

Supply voltage range (V _{CC})Input voltage range (V _{IN})	
Output voltage range (V _{OUT})	+0.0 V dc to V _{CC}
Case operating temperature range (T _C)	55°C to +125°C
Input rise or fall time rate $(\Delta t/\Delta V)$:	
Device type 01:	
V _{CC} = 3.6 V to 5.5 V	0 to 8 ns/V
Device type 02:	
V _{CC} = 3.0 V, 4.5 V; Dn, LE	0 to 8 ns/V
V _{CC} = 3.0 V, 4.5 V; $\overline{\text{OE}}$	0 to 5 ns/V

^{6/} Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions: $V_{IH} ≥ 70\%$ of V_{CC} , $V_{IL} ≤ 30\%$ of V_{CC} , $V_{OH} ≥ 70\%$ of V_{CC} @ -20μA, $V_{OL} ≤ 30\%$ of V_{CC} @ 20 μA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

^{3/} The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

 $[\]frac{4}{2}$ For devices with multiple V_{CC} or GND pins, this value represents the total V_{CC} or GND current.

^{5/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

1.4 Recommended operating conditions - Continued. 2/, 3/, 6/

Minimum setup time, Dn to LE (t _s):	
T _C = +25°C, V _{CC} = 3.0 V	5.5 ns
T _C = -55°C to +125°C, V _{CC} = 3.0 V	6.5 ns
$T_C = +25^{\circ}C$, $V_{CC} = 4.5 V$	4.0 ns
T _C = -55°C to +125°C, V _{CC} = 4.5 V	
Minimum hold time, Dn to LE (t _h):	
$T_{\rm C}$ = +25°C, $V_{\rm CC}$ = 3.0 V:	
Device type 01	1.0 ns
Device type 02	2.0 ns
$T_C = -55^{\circ}C$ to +125°C, $V_{CC} = 3.0 \text{ V}$:	
Device type 01	1.0 ns
Device type 02	2.0 ns
T_{C} = +25°C, V_{CC} = 4.5 V:	
Device type 01	1.0 ns
Device type 02	2.0 ns
$T_C = -55^{\circ}C$ to +125°C, $V_{CC} = 4.5$ V:	
Device type 01	
Device type 02	2.0 ns
Minimum pulse width, LE (t _w):	
$T_C = +25^{\circ}C, V_{CC} = 3.0 \text{ V}$	5.5 ns
$T_C = -55^{\circ}C$ to +125°C, $V_{CC} = 3.0 V$	6.5 ns
$T_C = +25^{\circ}C$, $V_{CC} = 4.5 V$	4.0 ns
T _C = -55°C to +125°C, V _{CC} = 4.5 V	5.0 ns

1.5 Radiation features.

Device type 01:

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 4

<u>7</u>/ Limits are guaranteed by design or process but not production tested unless specified by the customer through the purchase order or contract.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http:

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of this document is available online at www.eia.org/ or from the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of semiconductor Devices.

(Copies of these documents are available online at http://www.astm.org or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA, 19428-2959).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
 - 3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 5

- 3.2.3 Truth table. The truth table shall be as specified on figure 3.
- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
 - 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 6

TABLE IA. <u>Electrical performance characteristics</u>.

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\frac{2}{3}$ / -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V	Device type and <u>4</u> /	V _{CC}	Group A subgroups	Limi	ts <u>5</u> /	Unit
		unless otherwise specified	device class			Min	Max	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I _{IN} = 1.0 mA	All V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V _{IC-}	For input under test, I _{IN} = -1.0 mA	All V	Open	1	-0.4	-1.5	V
High level output voltage	V _{OH} <u>6</u> /	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	All All	3.0 V	1, 2, 3	2.9		V
3006		I _{OH} = -50 μA	AII AII	4.5 V	1, 2, 3	4.4		
			All All	5.5 V	1, 2, 3	5.4		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -12$ mA	All All	3.0 V	2, 3	2.56		_
		$V_{IN} = V_{IH}$ minimum or V_{IL}	All	4.5 V	1	3.86		
		maximum	All		2, 3	3.70		_
		I _{OH} = -24 mA	All All	5.5 V	1	4.86 4.70		_
		V _{IN} = V _{IH} minimum or V _{IL} maximum I _{OH} = -50 mA	All All	5.5 V	2, 3 1, 2, 3	3.85		-
Low level output voltage	V _{OL} <u>6</u> /	V _{IN} = V _{IH} minimum or V _{IL} maximum	All All	3.0 V	1, 2, 3		0.1	V
3007		I _{OL} = 50 μA	All All	4.5 V	1, 2, 3		0.1	
			All All	5.5 V	1, 2, 3		0.1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	All	3.0 V	1		0.36	
		I _{OL} = 12 mA	All	4 = > /	2, 3		0.50	_
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 24$ mA	All All	4.5 V	2, 3		0.36 0.50	_
		10L - 24 IIIA	All	5.5 V	2, 3		0.36	_
			All	0.5 v	2, 3		0.50	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 50$ mA	All All	5.5 V	1, 2, 3		1.65	
High level input voltage	V _{IH} <u>7</u> /		All All	3.0 V	1, 2, 3	2.1		V
			AII AII	4.5 V	1, 2, 3	3.15		
			AII AII	5.5 V	1, 2, 3	3.85		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 7

Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V	Device type and 4/	V _{CC}	Group A subgroups	Lim	nits <u>5</u> /	Unit
_		unless otherwise specified	device class			Min	Max	
Low level input voltage	V _{IL} <u>7</u> /		All All	3.0 V	1, 2, 3		0.9	V
			All	4.5 V	1, 2, 3		1.35	
			All All	5.5 V	1, 2, 3		1.65	
Input leakage current low 3009	I _{IL}	For input under test, $V_{IN} = GND$ For all other inputs, $V_{IN} = V_{CC}$ or GND	All All	5.5 V	2, 3		-0.1 -1.0	μΑ
Input leakage current high 3010	I _{IH}	For input under test, $V_{IN} = 5.5 \text{ V}$ For all other inputs, $V_{IN} = V_{CC}$ or GND	All All	5.5 V	1 2, 3		0.1	μА
Quiescent supply current, output high 3005	Іссн	$V_{IN} = V_{CC}$ or GND $I_{O} = 0$ A M, D, P, L, R, F	All All 01	5.5 V	1 2, 3 1		4 80 50	μΑ
Quiescent supply current, output low 3005	I _{CCL}	$V_{IN} = V_{CC} \text{ or GND}$ $I_{O} = 0 \text{ A}$ M, D, P, L, R, F $8/$	Q, V All All 01 Q, V	5.5 V	1 2, 3 1		4 80 50	μΑ
Quiescent supply current, output three state 3005	I _{CCZ}	$V_{IN} = V_{CC} \text{ or GND}$ $I_{O} = 0 \text{ A}$ M, D, P, L, R, F $8/$	All All 01 Q, V	5.5 V	2, 3 1		4 80 50	μА
Three state output leakage current high 3021	I _{OZH}	$V_{IN} = V_{IH} \text{ min or } V_{IL} \text{ max}$ $V_{OUT} = V_{CC}$	All All	5.5 V	1, 2, 3		5.0	μА
Three state output leakage current low 3020	I _{OZL}	$V_{IN} = V_{IH} \text{ min or } V_{IL} \text{ max}$ $V_{OUT} = GND$	All All	5.5 V	1, 2, 3		-5.0	μА
nput capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C	01 All 02 All	5.0 V	4		8.0	pF
Power dissipation capacitance	C _{PD} <u>9</u> /	See 4.4.1c T _C = +25°C, f = 1 MHz	01 All	5.0 V	4		60.0	pF
			02 All				78.0	<u></u>
Functional tests 3014	<u>10</u> /	See 4.4.1b $V_{IN} = V_{IH}$ or V_{IL} Verify output V_{OUT}	All All	3.0 V 5.5 V	7, 8 7, 8	L L	H H	-

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 8

		TABLE IA. <u>Electrical performance</u>	ce characte	<u>ristics</u> - C	ontinued.							
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V	Device type and 4/	V _{CC}	Group A subgroups	Limi	its <u>5</u> /	Unit				
		unless otherwise specified	device class			Min	Max					
Propagation delay time, Dn to Qn	t _{PHL1} 11/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	01 All	3.0 V	9	1.0	13.0	ns				
3003		See figure 5	02 All			1.0	13.0					
			01 All		10, 11	1.0	16.0					
			02 All			1.0	16.0					
			01 All	4.5 V	9	1.0	9.5	-				
			02			1.0	9.5	_				
			All 01		10, 11	1.0	11.5					
			All 02	3.0 V		1.0) 11.5					
	t _{PLH1}		All 01			9	1.0	13.5				
	<u>11</u> /		All 02			- - -	-	-	10, 11	1.0 13.	13.5	\dashv
			All 01							1.0	16.5	
			All 02								1.0	16.5
			All 01 All		4.5 V	9	1.0	9.5				
			02 All			-	-	-		1.0	9.5	1
			01 All		10, 11	1.0	11.5					
			02 All			1.0	11.5					
Propagation delay time, LE to Qn	t _{PHL2}	C_L = 50 pF minimum R_L = 500 Ω	01 All	3.0 V	9	1.0	12.5	ns				
3003	11/	See figure 5	02 All			1.0	12.8					
			01 All			10, 11	10, 11	10, 11	1.0	15.0		
			02					1.0	15.2	-		
			01	4.5 V	9	1.0	9.5					
			02			1.0	9.5	1				
			01					10, 11	1.0	11.0	1	
			02			1.0	11.0	1				
See footnotes at end	of table.	<u> </u>	All	l	<u> </u>		1	1				
	STAND		SIZE				5962-8	7555				
DEFENSE SU	JPPLY CE	T DRAWING ENTER COLUMBUS IO 43218-3990	Α	RE	VISION LEVEL F	S	5962-6 SHEET 9					

	7	FABLE IA. <u>Electrical performan</u>	ce characte	<u>ristics</u> - (Continued.				
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V	Device type and 4/	V _{CC}	Group A subgroups	Lim	nits <u>5</u> /	Unit	
		unless otherwise specified	device class			Min	Max		
Propagation delay time, LE to Qn	t _{PLH2} 11/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	01 All	3.0 V	9	1.0	13.5	ns	
3003		See figure 5	02 All			1.0	14.5		
			01 All		10, 11	1.0	16.5		
			02 All			1.0	17.4		
			01 All	4.5 V	9	1.0	10.0		
			02 All			1.0	10.0		
			01 All		10, 11	1.0	12.0		
			02 All			1.0	12.1		
Propagation delay time, output	t _{PHZ} <u>11</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	01 All	3.0 V	9	1.0	13.0	ns	
disable, $\overline{\text{OE}}$ to Qn 3003		See figure 5	02 All			1.0	13.0		
			01 All		10, 11	1.0	16.0		
			02 All			1.0	16.0		
			01 All	4.5 V	9	1.0	11.5		
			02 All			1.0	11.5		
			01 All		10, 11	1.0	13.5		
			02 All			1.0	13.5		
	t _{PLZ} <u>11</u> /	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	01 All	3.0 V	9	1.0	11.5	ns	
		See figure 5	02 All		12 11	1.0	11.5		
			01 All		10, 11	1.0	13.0		
			02 All			1.0	13.0	<u> </u>	
			01 All	4.5 V	4.5 V	9	1.0	9.5	1
			02 All		10.11	1.0	9.5	-	
			01 All		10, 11	1.0	10.5	-	
			02 All			1.0	10.5		
See footnotes at end	of table.			<u> </u>		1			
	STAND <i>A</i> CIRCUIT	ARD DRAWING	SIZE A				5962-8	37555	
		NTER COLUMBUS D 43218-3990		RE	EVISION LEVEL F	;	SHEET 10)	

Test and	Symbol	Test conditions 2/ 3/	Device	V _{CC}	Group A	Limi	ts <u>5</u> /	Unit	
MIL-STD-883		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$	type		subgroups				
test method 1/		$+3.0 \text{ V} \le \text{V}_{\text{CC}} \le +5.5 \text{ V}$ unless otherwise specified	and <u>4</u> / device			Min	Max	_	
		unless otherwise specified	class			IVIIII	IVIAX		
Propagation delay	t _{PZH}	C _L = 50 pF	01	3.0 V	9	1.0	12.0	ns	
time, output	<u>11</u> /	$R_L = 500\Omega$	All						
enable, OE to Qn		See figure 5	02			1.0	13.1		
3003			All						
			01 All		10, 11	1.0	14.0		
			02			1.0	15.7		
			All			1.0	10.7		
			01	4.5 V	9	1.0	9.0		
			All						
			02			1.0	9.5		
			All		40.44	4.0	40.5		
			01 All		10, 11	1.0	10.5		
			02			1.0	11.6	_	
			All			1.0	11.0		
	t _{PZL}	C _L = 50 pF	01	3.0 V	9	1.0	11.5		
	11/	$R_L = 500\Omega$	All						
		See figure 5	02			1.0	11.6		
			All		10.11				
			01		10, 11	1.0	13.5		
			02		All		1.0	14.1	
			All			1.0	14.1		
			01	4.5 V	9	1.0	8.5		
			All						
			02			1.0	8.6		
			All		10.11	4.0	40.0		
			01		10, 11	1.0	10.0		
			All 02			1.0	10.9		
			All			1.0	10.8		

- 1/ For tests not listed in the referenced MIL-STD-883, [e.g. VIH, VIL], utilize the general test procedure under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:

 - a. V_{IC} (pos) tests, the GND terminal can be open. T_C = +25°C. b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. T_C = +25°C. c. All I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- RHA parts for device type 01 supplied to this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, this device is only tested at the 'F' level. Pre and Post irradiation values are identical unless otherwise specified in Table IA. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- The word "All" in the device type and device class column means non-RHA limits for all device types and classes.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 11

TABLE IA. Electrical performance characteristics - Continued.

- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table IA, as applicable, at $3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$ and $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$.
- The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 3.0 V and 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for other values of V_{CC} . Limits shown apply to operation at V_{CC} = 3.3 V ±0.3 V and V_{CC} = 5.0 V ±0.5 V. Tests with input current at +50 mA or -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using $V_{IN} = V_{CC}$ or GND. When $V_{IN} = V_{CC}$ or GND is used, the test is guaranteed for $V_{IN} = V_{IH}$ minimum and V_{IL} maximum. Values for subgroup 1 shall be guaranteed, if not tested, to the limits specified in table IA, herein.
- \underline{I} ! The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- 8/ The maximum limit for this parameter at 100 krads(si) is 4.0 μ A.
- $\underline{9}$ / Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and dynamic current consumption (I_S). Where:

$$\begin{aligned} &P_{D} = (C_{PD} + C_{L}) \ (V_{CC} \ x \ V_{CC}) f + (I_{CC} \ x \ V_{CC}) \\ &I_{S} = (C_{PD} + C_{L}) \ V_{CC} f + I_{CC} \end{aligned}$$

f is the frequency of the input signal and C_L is the external output load capacitance.

- 10/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For V_{OUT} measurements, L ≤ 0.3V_{CC} and H ≥ 0.7V_{CC}.
- $\underline{11}$ / AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. AC limits at V_{CC} = 3.6 V are equal to limits at V_{CC} = 3.0 V and guaranteed by testing at V_{CC} = 3.0 V. Minimum ac limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

TABLE IB. SEP test limits. 1/ 2/


Device type	SEP	T _C = temperature ±10°C	V_{cc}	Effective LET
01	SEL	+25°C	3.6 V and 5.5 V	≥ 93 MeV-cm²/mg


^{1/} For SEP test conditions, see 4.4.4.2 herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 12

⁷ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

Case X





	Dimensions					
Symbol	Inche	Inches		eters		
	Min	Max	Min	Max		
Α	.045	.085	1.14	2.16		
b	.015	.019	0.38	0.48		
С	.003	.006	0.076	0.152		
D	.505	.515	12.83	13.08		
Е	.275	.285	6.99	7.24		
е	.045	.055	1.14	1.40		
L	.250	.370	6.35	9.39		
Q	.010		0.25			
N	20	20 20				

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 13

Device types	01	02		
Case outlines	R, S, X, and 2	L	3	
Terminal number	-	Terminal symbol		
1	ŌĒ	Q_0	NC	
2	Q_0	Q_1	V_{CC}	
3	D_0	Q_2	D_3	
4	D_1	Q_3	D_2	
5	Q_1	GND	D_1	
6	Q_2	GND	D_0	
7	D_2	GND	ŌE	
8	D_3	GND	NC	
9	Q_3	Q_4	Q_0	
10	GND	Q_5	Q_1	
11	LE	Q_6	Q_2	
12	Q_4	Q_7	Q_3	
13	D_4	LE	GND	
14	D_5	D_7	GND	
15	Q_5	D_6	NC	
16	Q_6	D_5	GND	
17	D_6	D_4	GND	
18	D_7	V_{CC}	Q_4	
19	Q_7	V_{CC}	Q_5	
20	V_{CC}	D_3	Q_6	
21		D_2	Q_7	
22		D_1	NC	
23		D_0	LE	
24		ŌE	D_7	
25			D_6	
26			D_5	
27			D_4	
28			V_{CC}	

NC = No connection

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 14

Device types 01 and 02

Inputs			Outputs
LE	ŌĒ	Dn	Qn
Х	Н	Х	Z
Н	L	L	L
Н	L	Η	Ι
L	L	Χ	Q_0

H = High voltage level
L = Low voltage level
X = Irrelevant
Z = High impedance

 Q_0 = Output prior to last high-to-low transition of LE

FIGURE 3. Truth table.




FIGURE 4. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	15






FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 16





NOTES:

- 1. V_{TEST} = open for t_{PLH} , t_{PHL} , t_{PHZ} , and t_{PZH} ; V_{TEST} = 2 x V_{CC} for t_{PLZ} and t_{PZL} .
- 2. $C_L = 50$ pF or equivalent, (includes test jig and probe capacitance).
- 3. $R_L = 500\Omega$ or equivalent $R_T = 50\Omega$ or equivalent.
- 4. The t_{PZL} and t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveforms is for the output under test with internal conditions such that the output is at V_{OH} except when disabled by the output enable control.
- 5. Input signal from pulse generator: V_{IN} = 0.0 V to V_{CC} ; PRR \leq 1 MHz; Z_O = 50 Ω ; $t_r \leq$ 3.0 ns; $t_r \leq$ 3.0 ns; t_r and t_f shall be measured from 10% of V_{CC} to 90% of V_{CC} and from 90% of V_{CC} to 10% of V_{CC} , respectively; duty cycle = 50 percent.
- 6. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 7. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 17

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 18

TABLE IIA. <u>Electrical test requirements</u>.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table II)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C). 1/

Parameter <u>2</u> /	Symbol	Delta limits
Supply current	I _{CCH} , I _{CCL} , I _{CCZ}	±300 nA
Input current low level	I _{IL}	±20 nA
Input current high level	I _{IH}	±20 nA
Output voltage low level	V _{OL}	±0.04 V
$V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA}$		
Output voltage high level	V_{OH}	±0.20 V
$V_{CC} = 5.5 \text{ V}, I_{OH} = -24 \text{ mA}$		

^{1/} This table is a representation of what vendor CAGE F8859 has experienced and is guaranteed and not meant to be construed as a quality assurance requirement for any other vendor.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	19

 ^{1/} PDA applies to subgroup 1.
 2/ PDA applies to subgroups 1, 7, and deltas.
 3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

^{2/} These parameters shall be recorded before and after the required burn-in and life tests to determine the delta limits.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the post irradiation end-point electrical parameter limits as defined in table IA at T_A = +25°C +5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc $\pm 5\%$, V_{IN} = 5.0 V dc +10%, R_{IN} = 1 k Ω $\pm 20\%$, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc \pm 5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω \pm 20%, and all outputs are open.
- 4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 20

- 4.4.4.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le \text{angle} \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 microns in silicon.
 - e. The upset test temperature shall be +25°C and the latchup test temperature is maximum rated operating temperature ±10°C.
 - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
 - g. For SEP test limits, see table IB herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 21


- 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information.</u> When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latch-up (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 22

APPENDIX A APPENDIX A FORMS A PART OF SMD 5962-87555

A.1 SCOPE

- A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.
 - A.1.2 PIN. The PIN is as shown in the following example:



- A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.
 - A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54AC373	Octal D-type transparent latch with three-state outputs

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

<u>Device class</u> <u>Device requirements documentation</u>

Q or V Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 23

APPENDIX A APPENDIX A FORMS A PART OF SMD 5962-87555

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.2 Die bonding pad locations and electrical functions.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.3 Interface materials.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.

A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 24

APPENDIX A APPENDIX A FORMS A PART OF SMD 5962-87555

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.
 - A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
 - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
 - A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.
 - A.3.2.5 Truth table. The truth table shall be as defined in paragraph 3.2.3 herein.
 - A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 25

APPENDIX A APPENDIX A FORMS A PART OF SMD 5962-87555

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
 - a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
 - b. 100% wafer probe (see paragraph A.3.4 herein).
 - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 26

APPENDIX A APPENDIX A FORMS A PART OF SMD 5962-87555


Die physical dimensions.

Die size: $2408 \times 2250 \mu m$

Die thickness: $285 \pm 25 \mu m$

Die bonding pad locations and electrical functions.

18 17 16 15 14 13 12



Optional manufacturer's logo

Pad size: Pad numbers 1 to 9 and 11 to 19: $100 \times 100 \mu m$

Pad numbers 10 (GND) and 20 (V_{CC}): 100 x 280 μm

NOTE: Pad numbers reflect terminal numbers when placed in case outline X (see figure 1).

FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 27

APPENDIX A APPENDIX A FORMS A PART OF SMD 5962-87555

Interface materials.

Top metallization: Al Si Cu $0.85 \mu m$

Backside metallization: None

Glassivation.

Type: P. Vapox + Nitride Thickness: $5000\text{\AA} - 7000\text{\AA}$

Substrate: Silicon

Assembly related information.

Substrate potential: Floating or tied to GND

Special assembly instructions: Bond pad #20 (V_{CC}) first

FIGURE A-1 – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 28

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-03-15

Approved sources of supply for SMD 5962-87555 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

	İ	
Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8755501RA	27014	54AC373DMQB
	01295	SNJ54AC373J
	0C7V7	54AC373DMQB
5962-8755501SA	27014	54AC373FMQB
	01295	SNJ54AC373W
	0C7V7	54AC373FMQB
5962-87555012A	27014	54AC373LMQB
	01295	SNJ54AC373FK
	0C7V7	54AC373LMQB
5962-8755501VSA	01295	SNV54AC373W
5962-8755501VRA	01295	SNV54AC373J
5962-8755501XA	<u>3</u> /	54AC373K02Q
5962-8755501XC	<u>3</u> /	54AC373K01Q
5962-8755501VXA	<u>3</u> /	54AC373K02V
5962-8755501VXC	<u>3</u> /	54AC373K01V
5962F8755501RA	F8859	RHFAC373D04Q
5962F8755501RC	F8859	RHFAC373D03Q
5962F8755501VRA	F8859	RHFAC373D04V
5962F8755501VRC	F8859	RHFAC373D03V
5962F8755501VXA	F8859	RHFAC373K02V
5962F8755501VXC	F8859	RHFAC373K01V
5962F8755501XA	F8859	RHFAC373K02Q
5962F8755501XC	F8859	RHFAC373K01Q
5962F8755501V9A	F8859	AC373DIE2V
5962-8755502LA	3V146	54AC11373/BLA
5962-87555023A	3V146	54AC11373/B3A

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

Vendor CAGE Vendor name and address number 27014 National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 F8859 ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2 - France 01295 Texas Instruments Inc. Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493 3V146 **Rochester Electronics** 16 Malcolm Hoyt Drive Newburyport, MA 01950 0C7V7 QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.