

TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic

TA7900S, TA7900F


5V Voltage Regulator with Watchdog Timer

The TA7900S, TA7900F is an IC specially designed for micro-computer systems. It produces an output voltage of $5\pm0.25\text{V}$ without need for adjustment from its accurate reference voltage and amplifier circuit.

At power-on, it outputs a reset signal to reset the system. It will also output a reset signal when the 5V output voltage drops below 92% because of external disturbance or other problem. It also incorporates a watchdog timer for self-diagnosing the system. When the system malfunctions, the IC generates reset pulses intermittently to prevent the system from running away.

Features

- Accurate output : $5\pm0.25\text{V}$
- Output voltage adjusting pin attached
- Power-on reset timer incorporated
- Watchdog timer incorporated
- Operating temperature range : from -40 to 85°C
- Wide operating voltage range : 40V (max.)
- SIP-9 pin (TA7900S)
- SOP-14 pin (TA7900F)




Weight


SIP9-P-2.54A : 0.92 g (typ.)
SOP14-P-225-1.27 : 0.20 g (typ.)

Block Diagram and Pin Layout

TA7900S



TA7900F



Note : The TA7900S and TA7900F are the same chip, except that they are housed in different packages.

Pin Description

Pin No.		Symbol	Description
TA7900S	TA7900F		
1	12	BIAS	Power supply starting pin. The starting current is supplied through a resistor to which the input voltage is applied. The output current from this starting current is as follows : $I_{OUT} \text{ (BIAS PIN)} \geq 30 \times (V_{IN} - 0.7) / (15 + R_1) \text{ (mA)}$ where R_1 is the external resistance attached to BIAS pin (k Ω) . When V_{CC} rises above 2.7V, the starting current is absorbed in the internal circuit ; instead, I_{OUT} is supplied via V_{CC} .
2	14	OUT	Connected to the base of an external PNP transistor so that the output voltage is stabilized. Power supply design suitable for particular load capacities is thus possible. Since the recommended maximum I_{OUT} is 5mA, an output current of 300mA is assured if the external transistor has an H_{FE} of 60 or more.
3	1	COMP	Phase compensation pin for output stabilization
4	3	V_{CC}	Power supply pin for internal circuit. The output voltage can also be detected at this pin.
5	4	GND	Grounded
6	5	ADJ	Output voltage adjust pin. The voltage can be raised by inserting a resistor between GND and this pin and can be lowered by inserting a resistor between V_{CC} and this pin. The voltage can be adjusted more or less $\pm 1V$ in this way.
7	7	$\overline{\text{RESET}}$	NPN transistor open-collector output. (1) The signal goes low when the output drops below 92% of the specified level. (2) The pin supplies a reset signal determined by the CR combination connected to the TC pin. (3) The pin supplies reset pulses intermittently if no clock is given to the CK pin. This function is useful when the IC is used as a watchdog timer for a microcomputer system.
8	8	TC	This pin is used to set the time on the reset timer and watchdog timer. The time can be set using an external C_T and R_T .
9	10	CK	Input pin for watchdog timer. The pin is pulled up to V_{CC} if the IC is used only as a power-on reset timer.
—	2, 6, 9, 11, 13	NC	Not connected. (This pin electrically is completely open.)

Functional Description

The TA7900S / F contains a 5V constant-voltage power supply function to feed a stable power supply voltage to the CPU, etc., and a system reset function to ensure a stable operation of the CPU, etc. These functions are explained below.

(1) 5V constant-voltage power supply function

This function has a reference voltage V_{ref} within the IC that is unaffected by temperature and input voltage changes. This voltage is stepped up to 5V by using an op-amp and dividing resistor. These op-amp and dividing resistor plus the output transistor connected to the op-amp's output configure a closed loop.

When using only the reset timer without using this power supply function, be sure to connect the BIAS OUT COMP pin to GND.

(2) System reset function (See the timing chart)

(2-1) Voltage monitoring function

If the voltage V_{CC} applied to the CPU exceeds 4.6V when powered on, the power-on reset timer starts from that point in time. If the V_{CC} drops below 4.6V when powered off, a reset signal is output immediately. Also, when the V_{CC} drops for some reason under normal operating condition, a reset signal is output immediately, and when the V_{CC} exceeds 4.6V after being restored to the normal voltage, the power-on reset timer starts from that point in time.

(2-2) Power-on reset timer function

The reset signal is deasserted after holding the device in a reset state for a predetermined time until the 5V constant voltage stabilizes at power-on time or until the oscillating clock fed to the CPU, etc. stabilizes. This duration of time can be set as desired by choosing the values of the external resistor and capacitor connected to the TC pin.


When the V_{CC} voltage exceeds 4.6V, current is sourced to start charging the capacitor and when this charge voltage exceeds 4V, the capacitor is discharged by the internal transistor. When the capacitor has been discharged to a voltage of 2V, the reset signal is inverted to deactivate the reset.

(2-3) Watchdog timer function

Program the CPU system software to output a clock each time one program routine is completed and enter this clock to the device's CK pin. Although the TC pin of the device repeatedly charges and discharges between 2V and 4V, when a clock pulse is applied, it switches to discharging in the middle of charging and starts charging from 2V again. Since when the CPU system is operating normally the clock is generated at predetermined intervals, the pin switches to discharging before the charge voltage reaches 4V. However, if no clock is applied while charging from 2V to 4V, it is assumed that the clock has been interrupted, i.e., the CPU system has gone wild, thus generating a reset signal to reset the CPU system.

The CPU system and the device's CK pin are connected with a differentiating circuit. This is to ensure that even in the event the CPU system goes wrong, the CK pin is always fed with a low-level clock regardless of whether the clock output has stopped in the high or low state. If the CK pin is fixed high, no reset signal is output, in which case only the power-on reset timer operates.

Timing Chart



Note: TRST (1), TRST (2), TWD, TW : See Attached Electrical Characteristics.

Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Input Voltage	V _{IN1}	40	V
	V _{IN2}	-0.3 to +16	
Output Current	I _{OUT1}	10	mA
	I _{OUT2}	4	
Output Voltage	V _{OUT1}	40	V
	V _{OUT2}	16	
Power Dissipation	P _D	500 / 280	mW
Operating Temperature	T _{opr}	-40 to 85	°C
Storage Temperature	T _{stg}	-55 to 150	°C
Lead Temperature time	T _{sol}	260 (10s)	°C

V_{IN1} : BIAS input
V_{IN2} : CK input
I_{OUT1}, V_{OUT1} : OUT output
I_{OUT2}, V_{OUT2} : RESET output
P_D : TA7900S / TA7900F


Electrical Characteristics (VIN = 7 to 17V, Ta = -40 to 85°C)

Characteristics	Symbol	Pin	Test circuit	Test condition	Min	Typ.	Max	Unit
Output Voltage	V _{REG}	V _{CC}	1		4.75	5.0	5.25	V
Line Regulation		V _{CC}	—	V _{IN} = 7 to 40V	—	0.1	0.5	%
Load Regulation		V _{CC}	—	I _{LOAD} = 1 to 50mA	—	0.1	0.5	%
Temperature Coefficient		V _{CC}	—		—	0.01	—	% / °C
Output Voltage	V _{OL}	$\overline{\text{RESET}}$	2	I _{OL} = 2mA	—	—	0.5	V
Output Leakage Current	I _{LEAK}	$\overline{\text{RESET}}$	3	V _{OUT} = 10V	—	—	5	μA
Input Current	I _{IN}	TC	4	V _{IN} = 0 to 3.5V	-3	—	3	μA
Threshold Voltage	V _{IH}	TC	5	$\overline{\text{RESET}}$ "High" to "Low"	—	80%× V _{REG}	—	V
	V _{IL}			$\overline{\text{RESET}}$ "Low" to "High"	—	40%× V _{REG}	—	
Input Current	I _{IN}	CK	6	V _{IN} = 5V	—	0.3	0.7	mA
Input Voltage	V _{IH}	CK	5		2	—	—	V
	V _{IL}				—	—	0.5	
Reset Detect Voltage		V _{CC}	—		89%× V _{REG}	92%× V _{REG}	95%× V _{REG}	V
Standby Current	I _S	V _{CC}	8	V _{IN} = 14V	—	5	6.5	mA
Watchdog Timer	T _{WD}	$\overline{\text{RESET}}$	7		0.9× C _T R _T	1.1× C _T R _T	1.3× C _T R _T	ms
Reset Timer (1)	T _{RST} (1)	$\overline{\text{RESET}}$	7		1.3× C _T R _T	1.6× C _T R _T	1.9× C _T R _T	
Reset Timer (2)	T _{RST} (2)	$\overline{\text{RESET}}$	7		0.15× C _T	0.3× C _T	0.6× C _T	
Clock Pulse Width	T _W	CK	—		3	—	—	μs


Note : Reset timer (1) : Power-on reset time
 Reset timer (2) : Watchdog reset time
 The unit of C_T is μF : the unit of R_T is kΩ.

Test Circuit (Circles O indicate the pin numbers on the TA7900S or TA7900F.)


1. V_{REG}




2. $V_{OL}(\overline{RESET})$




3. $I_{LEAK}(\overline{RESET})$




4. $I_{IN}(TC)$




5. V_{IH} , V_{IL} (TC), V_{IH} , V_{IL} (CK)




6. I_{IN} (CK)



7. V_{RESET} , T_{WD} , T_{RST} (1), T_{RST} (2)




8. I_S




Typical Characteristics

1. Input-Output Characteristic


($R_L = 25\Omega$, external transistor 2SA968-Y)
(R_L : Load resistance between Vreg and GND)




2. Reset Output Characteristic



3. Output Adjusting Resistance Characteristic




Reset Timer Equivalent Circuit



Example of Application Circuit

(Circles O indicate the pin numbers on the TA7900S or TA7900F.)





- *: Cautions for Wiring
1. C₁ and C₂ are for absorbing disturbance, noise, etc. Connect them as close to the IC as possible.
 2. C₃ is for phase compensation. Also, connect C₃ close to the IC.

120 V_{peak} (200ms) Load Dump



1. Low Output Current Circuit

I_{LOAD} = 10mA Max., V_{BATT} = 6 to 17V




$$I_{LOAD} = 300mA \text{ Max.}, V_{BATT} = 6\sim 17V$$


1. $T_{RST(1)} \doteq 10\text{ms}$...Power-On Reset Timer



3. $T_{RST(1)} \doteq 100\text{ms}$, $T_{WD} \doteq 300\text{ms}$




4. Recommended Conditions

Part Name	Min	Max	Unit
C_T	0.01	100	μF
R_T	5	100	kΩ
R_{T1}	—	100	kΩ
$R_{T1} \parallel R_{T2}$ (Note)	5	—	kΩ


Note: $R_{T1} \parallel R_{T2} = (R_{T1} \times R_{T2}) / (R_{T1} + R_{T2})$

CK Input Application Circuit

○ Capacitor Coupling



○ Timing Chart




The capacitor coupling allows reset pulses to be supplied intermittently from the $\overline{\text{RESET}}$ pin whether the input level (IN) is high or low.

Package Dimensions

SIP9-P-2.54A

Unit : mm




Weight: 0.92 g (typ.)

Package Dimensions

SOP14-P-225-1.27

Unit : mm



Weight: 0.20 g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EAA_S

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.