TOSHIBA BiCD Integrated Circuit Silicon Monolithic


TB6560AFTG

PWM Chopper-Type Bipolar Driver IC for Stepping Motor Control

The TB6560AFTG is a PWM chopper-type stepping motor driver IC designed for sinusoidal-input microstep control of bipolar stepping motors. The TB6560AFTG can be used in applications that require 2-phase, 1-2-phase, 2W1-2-phase and 4W1-2-phase excitation modes. The TB6560AFTG is capable of low-vibration, high-performance forward and reverse driving of a two-phase bipolar stepping motor using only a clock signal.

Features

- Single-chip motor driver for sinusoidal microstep control of stepping motors
- High output withstand voltage due to the use of BiCD process: Ron (upper and lower sum) = 0.7Ω (typ.)
- Forward and reverse rotation
- Selectable phase excitation modes (2, 1-2, 2W1-2 and 4W1-2)
- High output withstand voltage: VDSS = 40 V
- High output current: IOUT = 2.5 A (peak)
- Packages: QFN48-P-0707-0.50
- Internal pull-down resistors on inputs: $100 \text{ k}\Omega$ (typ.)
- Output monitor pin: Mo current (Imo (max) = 1 mA)
- · Reset and enable pins
- Thermal shutdown (TSD)




Weight: 0.137g (typ.)

- *: These ICs are highly sensitive to electrostatic discharge. When handling them, ensure that the environment is protected against electrostatic discharge. Ensure also that the ambient temperature and relative humidity are maintained at reasonable level.
 - *Solderability
 - 1. Use of Sn-37Pb solder bath
 - *solder bath temperature = 230°C
 - *dipping time = 5 seconds
 - *number of times = once
 - *use of R-type flux
 - 2. Use of Sn-3.0Ag-0.5Cu solder bath
 - *solder bath temperature = 245°C
 - *dipping time = 5 seconds
 - *the number of times = once
 - *use of R-type flux



Block Diagram



2

2011-05-23



Pin Functions

Pin No	I/O	Symbol	Functional Description	Remarks
2	Input	CW/CCW	Rotation direction select input. L: Clockwise; H: Counterclockwise	Internal pull-down resistor
3	Input	M2	Excitation mode setting input	Internal pull-down resistor
4	Input	M1	Excitation mode setting input	Internal pull-down resistor
5	Input	DCY2	Current decay mode setting input	Internal pull-down resistor
6	Input	DCY1	Current decay mode setting input	Internal pull-down resistor
7	Input	TQ2	Torque setting input (current setting)	Internal pull-down resistor
8	Input	TQ1	Torque setting input (current setting)	Internal pull-down resistor
9	Input	CLK	Clock input for microstepping	Internal pull-down resistor
10	Input	ENABLE	H: Enable; L: All outputs OFF	Internal pull-down resistor
11	Input	RESET	L: Reset (The outputs are reset to their initial states.)	Internal pull-down resistor
15	_	SGND	Signal ground (for control block)	(Note 1)
17	_	OSC	A CR oscillation circuit is connected to this pin. Performs output chopping.	
19	Input	VM _B	Motor power supply pin (for phase-B driver)	(Note 1)
22	Output	OUT_BM	OUT_B output	(Note 1)
26	_	PGNDB	Power ground	
27	_	N _{FB}	Connection pin for a B-channel current sensing resistor Two pins of the TB6560AFG should be short-circuited.	(Note 1)
28	_	N _{FB}	Connection pin for a B-channel current sensing resistor Two pins of the TB6560AFG should be short-circuited.	(Note 1)
30	Output	OUT_BP	OUT_B output	(Note 1)
32	Output	OUT_AM	OUT_A output	(Note 1)
34	_	N _{FA}	Connection pin for a A-channel current sensing resistor Two pins of the TB6560AFG should be short-circuited.	(Note 1)
35	_	N _{FA}	Connection pin for a A-channel current sensing resistor Two pins of the TB6560AFG should be short-circuited.	(Note 1)
36	_	PGNDA	Power ground	
39	Output	OUT_AP	OUT_A output	(Note 1)
41	Output	MO	Initial state sensing output. This pin is enabled in the initial state.	Open drain
43	Input	VMA	Motor power supply pin (for phase-A driver)	
45	Output	PROTECT	When TSD is activated: High; when in normal state: High-Z.	Open drain
46	Input	V_{DD}	Power supply pin for control block	(Note 1)

- 27 pin (N_{FB}) and 28 pin (N_{FB}) should be connected outside of the IC.
- 34 pin (N_{FA}) and 35 pin (N_{FA}) should be connected outside of the IC.
- Except the above pins, all pins are NC. The pin numbers of NC pins are: 1, 12, 13, 14, 16, 18, 20, 21, 23, 24, 25, 29, 31, 33, 37, 38, 40, 42, 44, 47, and 48.
- Applying a voltage to NC pins does not cause any problem since they are not connected inside the IC.
- All control input pins have an internal pull-down resistor of 100 k Ω (typ.)

Note 1: Two pins that have the same functionality should be short-circuited at a location as close to the TB6560AFTG as possible.

The electrical characteristics provided in this document are measured when those pins are handled in this manner.)




Equivalent Circuits

Input Pins (M1, M2, CLK, CW/CCW, TQ1,TQ2,ENABLE, RESET ,DCY1, DCY2)	Output Pins (M _O , Protect)
V _{DD} 100 Ω 100 Ω 100 Ω	100 Ω

Pin Assignment (top view)

TB6560AFTG





Absolute Maximum Ratings ($T_a = 25$ °C)

Characteristics	Symbol	Rating	Unit
Power supply voltage	V_{DD}	6	V
Tower supply voitage	VM _{A/B}	40	V
Output current	I _O (PEAK)	2.5 (Note 1)	Α
M _O drain current	I (Mo)	1	mA
Protect drain current	I (PROTECT)	1	mA
Input voltage	V _{IN}	V_{DD}	V
Power dissipation	P _D	1.3 (Note 2)	W
Operating temperature	T _{opr}	-30 to 85	°C
Storage temperature	T _{stg}	-55 to 150	°C

Note 1: Per one phase.

Note 2: $T_a = 25^{\circ}C$, IC only

Operating Range ($T_a = -30 \text{ to } 85^{\circ}\text{C}$)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Power supply voltage	V_{DD}	_	4.5	5.0	5.5	V
Fower supply voltage	VM _{A/B}	$VM_{A/B} \ge V_{DD}$	4.5	_	34	V
Output current	lout	_	_	_	1.5	Α
Input voltage	V _{IN}	_	0	_	5.5	V
Clock frequency	f _{CLK}	_	_	_	15	kHz
OSC frequency	fosc	_	_	_	600	kHz

Maximum current is limited by power dissipation. And it depends on ambient temperature, excitation mode, and heat radiation of board.



Electrical Characteristics ($T_a = 25^{\circ}C$, $V_{DD} = 5$ V, VM = 24 V)

Characteristics		Symbol	Test Condition	Min	Тур.	Max	Unit	
Input voltage	High	V _{IN (H)}	M1, M2, CW/CCW, CLK,	2.0	_	V_{DD}	V	
input voltage	Low	V _{IN (L)}	RESET, ENABLE, DCY1, DCY2,	-0.2	_	0.8	V	
Input hysteresis voltage	(Note)	V _{INhys}	TQ1, TQ2	_	400	_	mV	
Input current	put current		M1, M2, CW/CCW, CLK, RESET, ENABLE, DCY1, DCY2, TQ1, TQ2 V _{IN} = 5.0 V Internal pull-down resistor	30	55	80	μА	
		I _{IN (L)}	V _{IN} = 0 V	_	_	1		
		I _{DD1}	Outputs: Open, RESET: H, ENABLE: H (2, 1-2 phase excitation)		3	5		
V _{DD} supply current		I _{DD2}	Outputs: Open, RESET: H, ENABLE: H (4W1-2, 2W1-2 phase excitation)		5	mA		
		I_{DD3}	RESET : L, ENABLE: L		2	5		
		I _{DD4}	RESET : H, ENABLE: L		2	5		
VM supply current		I _{M1}	RESET : H/L, ENABLE: L —		0.5	1	mA	
ум зарріу сапені		I _{M2}	RESET : H/L, ENABLE: H		0.7	2	ША	
Channel-to-channel volt differential	age	ΔV_{O}	B/A, C _{OSC} = 330 μF	-5		5	%	
		V_{NFHH}	TQ1 = H, TQ2 = H	10	20	30		
V _{NF} voltage change acc	cording to	V_{NFHL}	TQ1 = L, TQ2 = H	45	50	55	%	
the torque settings	the torque settings		TQ1 = H, TQ2 = L	70	75	80	%	
		V_{NFLL}	TQ1 = L, TQ2 = L	1	1	100		
Minimum clock pulse width		tw (CLK)	C _{OSC} = 330 pF	30	_	_	μS	
M _O output residual voltage		$V_{OL}M_{O}$	I _{OL} = 1 mA			0.5	V	
Protect output rest voltage (Note)		V _{OL} Protect	I _{OL} = 1 mA		_	0.5	V	
TSD threshold	(Note)	TSD	_		170	_	°C	
TSD hysteresis	(Note)	TSDhys	_	_	20	_	°C	
Oscillating frequency		fosc	C _{OSC} = 330 pF	60	130	200	kHz	

Note: Not tested in production

TB6560AFTG



Electrical Characteristics ($T_a = 25^{\circ}C$, $V_{DD} = 5$ V, VM = 24 V)

		Characte	ristics	Symbol	Te	est Condition	Min	Тур.	Max	Unit		
O.,	Output ON-resistance		Ron _{U1F}	I _{OUT} = 1.5	٨	_	0.35	0.5	Ω			
Ou			Ron _{L1F}	1001 = 1.5	A	_	0.35	0.5	22			
		2W1-2- phase excitation	1-2- phase excitation		$\theta = 0$		_	100	_			
		_	_		$\theta = 1/16$		_	100	_			
		2W1-2- phase excitation	_		θ = 2/16		93	98	100			
		_	_		$\theta = 3/16$		91	96	100			
		2W1-2- phase excitation	_		θ = 4/16		87	92	97			
1)		_	_		$\theta = 5/16$		83	88	93			
A-/B-phase chopping current (Note 1)		2W1-2- phase excitation	_	Vector	θ = 6/16	TQ1 = L, TQ2 = L	78	83	88	%		
curr	4W1-2-	_	_		$\theta = 7/16$		72	77	82			
chopping	phase excitation	2W1-2- phase excitation	1-2- phase excitation		θ = 8/16		66	71	76			
lase		_	_		$\theta = 9/16$		58	63	68			
A-/B-ph	i i	2W1-2- phase excitation	_		θ = 10/16		51	56	61			
		_	_	_	$\theta = 11/16$		42	47	52			
		2W1-2- phase excitation	_	_			θ = 12/16		33	38	43	
		_	_		$\theta = 13/16$		24	29	34			
		2W1-2- phase excitation	_		θ = 14/16		15	20	25			
		_	_		$\theta = 15/16$		5	10	15	-		
L	2-phase ex	xcitation			_		_	100	_			
Re	Reference voltage		V _{NF}	TQ1, TQ2 OSC = 100	= L (100 %)) kHz	450	500	550	mV			
Ou	Output transistor switching characteristics (Note 2)		t _r	R _L = 10 O	VNE = 0.5 V	_	1	_				
			t _f	$R_L = 10 \Omega, V_{NF} = 0.5 V$		_	1	_				
			t _{pLH}	RESET to	output	_	1	_	μS			
De	lay time		(Note 2)	t _{pLH}	ENABLE to output		_	3	_			
				t _{pHL}	LIV (DLL (C		_	2	_			
Ou	tput leakage	e current	Upper side	I _{LH}	VM = 40 V			_	1	μА		
Ju	ipui icakayi	Gunen	Lower side	ILL	VM = 40 V		_	_	1	μΛ		

Note 1: Relative to the peak current at $\theta = 0$.

Note 2: Not tested in production.

Functional Descriptions

1. Excitation Mode Settings

The excitation mode can be selected from the following four modes using the M1 and M2 inputs. (The 2-phase excitation mode is selected by default since both M1 and M2 have internal pull-down resistors.)

Inp	uts	Mode
M2	M1	(Excitation)
L	L	2-phase
L	Н	1-2-phase
Н	L	4W1-2-phase
Н	Н	2W1-2-phase

2. Function Table (Relationship Between Inputs and Output Modes)

When the ENABLE pin is Low, outputs are off. When the \overline{RESET} pin is Low, the outputs are put in the Initial mode as shown in the table below. In this mode, the states of the CLK and CW/CCW pins are don't-cares.

	Inp	Output Mode		
CLK	CW/CCW	RESET	ENABLE	Output Mode
	L	Н	Н	CW
	Н	Н	Н	CCW
Х	Х	L	Н	Initial mode
Х	Х	Х	L	Z

X: Don't care

3. Initial Mode

When \overline{RESET} is asserted, phase currents in each excitation mode are as follows. At this time, the M_O pin goes Low (open-drain connection).

Excitation Mode	A-Phase Current	B-Phase Current
2-phase	100 %	−100 %
1-2-phase	100 %	0 %
2W1-2-phase	100 %	0 %
4W1-2-phase	100 %	0 %

4. Decay Mode Settings

It takes approximately four OSC cycles for discharging a current in PWM mode. The $25\,\%$ decay mode is created by inducing decay during the last cycle in Fast Decay mode; the $50\,\%$ Decay mode is created by inducing decay during the last two cycles in Fast Decay mode; and the $100\,\%$ Decay mode is created by inducing decay during all four cycles in Fast Decay mode.

Since the DCY1 and DCY2 pins have internal pull-down resistors, the Normal mode is selected when DCY1 and DCY2 are undriven.

DCY2	DCY1	Current Decay Setting
L	L	Normal 0 %
L	Н	25 % Decay
Н	L	50 % Decay
Н	Н	100 % Decay

5. Torque Settings (Current Value)

The ratio of the current necessary for actual operations to the predefined current adjusted by an external resistor can be selected as follows. The Weak Excitation mode should be selected to set a torque extremely low like when the motor is at a fixed position.

Since the TQ2 and TQ1 pins have pull-down resistors, the 100 % torque setting is selected when TQ2 and TQ1 are undriven.

TQ2	TQ1	Current Ratio
L	L	100 %
L	Н	75 %
Н	L	50 %
Н	Н	20 % (Weak excitation)

6. Calculation of the Predefined Output Current


To perform a constant current drive, the reference current should be adjusted by an external resistor. Charging stops when the N_{FA} (N_{FB}) voltage reaches 0.5 V (when the torque setting is 100 %) so that a current does not exceed the predefined level.

 $I_{OUT}(A) = 0.5 (V) / R_{NF}(\Omega)$

Example: To set the peak current to 1 A, the value of an external resistor should be $0.5~\Omega$.

7. Protect and M_O Output Pins

These are open-drain outputs. An external pull-up resistor should be added to these pins when in use. If the TSD circuit is activated, Protect is driven Low. When the IC enters the Initial state, M_O is driven Low.





Rest voltage of output terminal Mo and output terminal Protect reach 0.5 V (max) when Io is 1 mA.

8. Adjusting the External Capacitor Value (C_{OSC}) and Minimum Clock Pulse Width (tw(CLK))

A triangular-wave is generated internally by CR oscillation. The capacitor is externally connected to the OSC pin. The recommended capacitor value is between 100 pF and 1000 pF.

Approximate equation: $fosc = 1/\{ Cosc \times 1.5 \times (10/Cosc + 1)/66 \} \times 1000 \text{ kHz}$

(Since this is an approximation formula, the calculation result may not be exactly equal to the actual value.)

The approximate values are shown below.

The minimum clock pulse width (tw(clk)) corresponds to the external capacitor (Cosc) as follows:

Capacitor	Oscillating Frequency	Minimum Clock Pulse Width t _{W(CLK)} (Note 1)
1000 pF	44 kHz	90 μs (Note 2)
330 pF	130 kHz	30 μs
100 pF	400 kHz	10 μs (Note 2)


Note 1: When the frequency of an input clock signal is high, the C_{OSC} value should be small so that the duty cycle of an input clock pulse does not become extremely high (should be around 50 % or lower).

Note 2: Not tested in production.




Relationship between the Enable and RESET and Output Signals

Example 1: ENABLE input in 1-2-phase excitation mode (M1: H, M2: L)



Setting the ENABLE signal Low disables only the output signals, while internal circuitry other than the output block continues to operate in accordance with the CLK input. Therefore, when the ENABLE signal goes High again, the output current generation is restarted as if phases proceeded with the CLK signal.


Example 2: RESET input in 1-2-phase excitation mode (M1: H, M2: L)




Setting the RESET signal Low causes the outputs to be put in the Initial state and the Mo output to be driven Low (Initial state: A-channel output current is at its peak (100 %)).

When the \overline{RESET} signal goes High again, the output current generation is restarted at the next rising edge of CLK with the state following the Initial state.

2-Phase Excitation (M1: L, M2: L, CW Mode)




1-2-Phase Excitation (M1: H, M2: L, CW Mode)




TB6560AFTG


2W1-2-Phase Excitation (M1: H, M2: H, CW Mode)



4W1-2-Phase Excitation (M1: L, M2: H, CW Mode)



<Input Signal Example>




It is recommended that the state of the M1 and M2 pins be changed after setting the \overline{RESET} signal Low during the Initial state (MO = Low). Even when the MO signal is Low, changing the M1 and M2 signals without setting the \overline{RESET} signal Low may cause a discontinuity in the current waveform.

9. Current Waveforms and Mixed Decay Mode Settings

The current decay rate of the Decay mode operation can be determined by the DCY1 and DCY2 inputs for constant-current control.

The "NF" refers to the point at which the output current reaches its predefined current level, and the "RNF" refers to the monitoring timing of the predefined current.


The smaller the MDT value, the smaller the current ripple amplitude. However, the current decay rate decreases.






10. Current Control Modes (Effects of Decay Modes)


• Increasing the current (sine wave)



• Decreasing the current with a high decay rate (The current decay rate in Mixed Decay mode is the ratio between the time in Fast-Decay mode (discharge time after MDT) and the remainder of the period.)



• Decreasing the current with a low decay rate (The current decay rate in Mixed Decay mode is the ratio between the time in Fast-Decay mode (discharge time after MDT) and the remainder of the period.)




During Mixed Decay and Fast Decay modes, if the predefined current level is less than the output current at the RNF (current monitoring point), the Charge mode in the next chopping cycle will disappear (though the current control mode is briefly switched to Charge mode in actual operations for current sensing) and the current is controlled in Slow and Fast Decay modes (mode switching from Slow Decay mode to Fast Decay mode at the MDT point).


Note: The above figures are rough illustration of the output current. In actual current waveforms, transient response curves can be observed.




11. Current Waveforms in Mixed Decay Mode



When the NF points come after Mixed Decay Timing points



• When the output current value > predefined current level in Mixed Decay mode




*: Even if the output current rises above the predefined current at the RNF point, the current control mode is briefly switched to Charge mode for current sensing.




12. Current Waveform in Fast Decay Mode

After the output current to the load reaches the current value specified by RNF, torque or other means, the output current to the load will be fed back to the power supply fully in Fast Decay mode.



13. CLK and Internal OSC Signals and Output Current Waveform (when the CLK signal is asserted during Slow Decay mode)





When the CLK signal is asserted, the Chopping Counter (OSC Counter) is forced to reset at the next rising edge of the OSC signal.

As a result, the response to input data is faster compared to methods in which the counter is not reset. The delay time that is theoretically determined by the logic circuit is one OSC cycle = $10 \,\mu s$ at a $100 \, kHz$ chopping rate.


After the OSC Counter is reset by the CLK signal input, the current control mode is invariably switched to Charge mode briefly for current sensing.


Note: Even in Fast Decay mode, the current control mode is invariably switched to Charge mode briefly for current sensing.

20



14. CLK and Internal OSC Signals and Output Current Waveform (when the CLK signal is asserted during Charge mode)






The OSC Counter is reset here.


15. CLK and Internal OSC Signals and Output Current Waveform (when the CLK signal is asserted during Fast Decay mode)


25 % Mixed Decay Mode



The OSC Counter is reset here.

16. Internal OSC Signal and Output Current Waveform when Predefined Current is Changed from Positive to Negative (when the CLK signal is input using 2-phase excitation)






The OSC Counter is reset here.

Current Discharge Path when ENABLE is Set as Low During Operation

When all the output transistors are forced off during Slow Decay mode, the coil energy is discharged in the following modes:


Note: Parasitic diodes are located on dotted lines. However, they are not normally used in normal Mixed Decay mode.



As shown in the figure above, output transistors have parasitic diodes.

Normally, when the energy of the coil is discharged, each transistor is turned on allowing the current to flow in the reverse direction to that in normal operation; as a result, the parasitic diodes are not used. However, when all the output transistors are forced off, the coil energy is discharged via the parasitic diodes.

Output Transistor Operating Modes



Output Transistor Operating Modes

CLK	U1	U2	L1	L2
Charge	ON	OFF	OFF	ON
Slow Decay	OFF	OFF	ON	ON
Fast Decay	OFF	ON	ON	OFF

Note: This table shows an example of when the current flows as indicated by the arrows in the above figures. If the current flows in the opposite direction, refer to the following table:

CLK	U1	U2	L1	L2
Charge	OFF	ON	ON	OFF
Slow Decay	OFF	OFF	ON	ON
Fast Decay	ON	OFF	OFF	ON

Upon transitions of above-mentioned modes, a dead time of about 300 ns is inserted between each mode respectively.

Test Points for AC Specifications




Figure 1 Timing Waveforms and Symbols

OSC-Charge DELAY:

The OSC waveform is converted into the internal OSC waveform by checking the level of a chopping wave. The internal OSC signal is designed to be logic High when the OSC voltage is at 2 V or above, and to be logic Low when the OSC voltage is at 0.5 V or below. However, there is a response delay and that there occurs a peak-to-peak voltage variation.




Figure 2 Timing Waveforms (OSC Signal)

26




Power Dissipation

Maximum operation temperature of the TB6560AFTG is 85 °C.

QFN48-P-0707-0.5: When mounted on glass- epoxy board (2-layer board)

Cu thickness: 55 μ m, Board size: 85 mm × 85 mm × 1.6 mm, θ_{l-a} : 38°C/W (typ.))



1. Power-on Sequence with Control Input Signals

Turn on VDD. Then, when the VDD voltage has stabilized, turn on VMA/B.

Hold the control input pins Low while turning on VDD and VMA/B.

(All the control input pins are internally pulled down.)


After V_{DD} and $V_{MA/B}$ completely stabilizes at the rated voltages, the \overline{RESET} and ENABLE pins can be set High. If this sequence is not properly followed, the IC may not operate correctly, or the IC and the peripheral parts may be damaged.

When \overline{RESET} is released High, the CLK signal is applied and excitation is started. Only after ENABLE is also set High, outputs are enabled. When only \overline{RESET} is set High, outputs are disabled and only the internal counter advances. Likewise, when only ENABLE is set High, the excitation will not be performed even if the CLK signal is applied and the outputs will remain in the initial state.

An example of a control input sequence is shown below.

A power-off sequence should be the reverse of this sequence.

<Recommended Control Input Sequence>



2. Power Dissipation

The power dissipation of the IC can be calculated by the following equation:

 $P = V_{DD} \times I_{DD} + I_{OUT} \times I_{OUT} \times Ron \times 2 \text{ phases}$

The higher the ambient temperature, the smaller the power dissipation.

Examine the PD-Ta characteristic curve to determine if there is a sufficient margin in the thermal design.

3. Treatment of Heat-Radiating Fin


The heat-radiating fin pins of the TB6560AFTG (backside) are electrically connected to the backside of the die. Thus, if a current flows to the fin, the IC may malfunction. If there is any possibility of a voltage being generated between grounds and the fin, the fin pins should either be connected to ground or insulated.

4. Thermal Shutdown (TSD)

When the die temperature reaches 170°C (typ.), the thermal shutdown circuit is tripped, switching the outputs to off. There is a variation of about ± 20 °C in the temperature at which the thermal shutdown circuit is tripped.

28

Application Circuit Example



Note: Capacitors for the power supply lines should be connected as close to the IC as possible.

Usage Considerations


- A large current might abruptly flow through the IC in case of a short-circuit across its outputs, a short-circuit to power supply or a short-circuit to ground, leading to a damage of the IC. Also, the IC or peripheral parts may be permanently damaged or emit smoke or fire resulting in injury especially if a power supply pin (V_{DD}, VM_A, VM_B) or an output pin (OUT_AP, OUT_AM, OUT_BP, OUT_BM) is short-circuited to adjacent or any other pins. These possibilities should be fully considered in the design of the output, V_{DD}, VM, and ground lines.
- A fuse should be connected to the power supply line. The rated maximum current of the TB6560AFTG is 2.5 A/phase. Considering those maximum ratings, an appropriate fuse must be selected depending on operating conditions of a motor to be used. Toshiba recommends that a fast-blow fuse be used.
- The power-on sequence described on page 28 must be properly followed.
- If a voltage outside the operating range specified on page 6 (4.5 ≤ V_{DD} ≤ 5.5, 4.5 ≤ VM_{A/B} ≤ 34, V_{DD} ≤ VM_{A/B}) is applied, the IC may not operate properly or the IC and peripheral parts may be permanently damaged. Ensure that the voltage range does not exceed the upper and lower limits of the specified range.

29

Package Dimensions

QFN48-P-0707-0.50

"Unit: mm"



30

Weight: 0.137g (typ.)

Notes on Contents

1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3. Timing Charts

Timing charts may be simplified for explanatory purposes.

4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

IC Usage Considerations

Notes on Handling of ICs

- (1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
 Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- (2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- (3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.

 Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- (4) Do not insert devices in the wrong orientation or incorrectly.
 - Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
 - In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.



Points to Remember on Handling of ICs

(1) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

(2) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (T_J) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.

(3) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

(4) Short-Circuits

The IC may be permanently damaged in case of a short-circuit across its outputs, a short-circuit to power supply or a short-circuit to ground. These possibilities should be fully considered in the design of the output, VDD, VM and ground lines.

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
 limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
 technology products (mass destruction weapons). Product and related software and technology may be controlled under the
 Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product
 or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.