











LMZ21700

SNVS872D - AUGUST 2012 - REVISED AUGUST 2018

# LMZ21700 650-mA Nano Module With 17-V Maximum Input Voltage

## 1 Features

- Integrated Inductor
- Miniature 3.5 mm × 3.5 mm × 1.75 mm Package
- 35-mm<sup>2</sup> Solution Size (Single Sided)
- –40°C to 125°C Junction Temperature Range
- Adjustable Output Voltage
- Integrated Compensation
- Adjustable Soft-Start Function
- Starts into Pre-Biased Loads
- Power Good and Enable Pins
- Seamless Transition to Power-Save Mode
- Up to 650 mA Output Current
- Input Voltage Range 3 V to 17 V
- Output Voltage Range 0.9 V to 6 V
- Efficiency up to 95 %
- 1.5-µA Shutdown Current
- 17-µA Quiescent Current
- Create a Custom Design Using the LMZ21700 With WEBENCH<sup>®</sup> Power Designer

# 2 Applications

- Point of Load Conversions from 3.3-V, 5-V, or 12-V Input Voltage
- Space Constrained Applications
- LDO Replacement

# **3 Description**

The LMZ21700 Nano Module is an easy-to-use stepdown DC/DC solution capable of driving up to 650mA load in space-constrained applications. Only an input capacitor, an output capacitor, a soft-start capacitor, and two resistors are required for basic operation.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMZ21700	μSIP (8)	3.50 mm × 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## Efficiency for $V_{IN} = 12 V$



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Typical Characteristics 7
7	Deta	ailed Description
	7.1	Overview
	7.2	Functional Block Diagram9
	7.3	Feature Description 11
	7.4	Device Functional Modes 12
8	Арр	lication and Implementation 13
	8.1	Application Information 13

	8.2	Typical Application	13
	8.3	Do's and Don'ts	26
9	Pow	er Supply Recommendations	26
	9.1	Voltage Range	26
	9.2	Current Capability	26
	9.3	Input Connection	26
10	Lav	out	27
	10.1	Layout Guidelines	27
	10.2	Lavout Example	28
11	Dev	ice and Documentation Support	31
	11.1	Device Support	31
	11.2	Development Support	31
	11.3	Receiving Notification of Documentation Updates	31
	11.4	Community Resources	31
	11.5	Trademarks	31
	11.6	Electrostatic Discharge Caution	31
	11.7	Glossary	31
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	32
	12.1	Tape and Reel Information	32

### 4 Revision History

2

Downloaded from Arrow.com.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	Remove Simple Switcher branding; add top navigator icon for TI reference design, Webench links, and T&R content
•	Moved Storage temperature to Abs Max table; replace Handling Ratings with ESD Ratings table

Changes from Revision B (October 2014) to Revision C

Changes from Revision C (November 2014) to Revision D

Changed from Product Preview to Production Data ...... 1 

### Changes from Revision A (October 2013) to Revision B

Updated datasheet to new TI standards	•	Added Device Information and Handling Rating tables, Feature Description, Application and Implementation Layout Device and Documentation Support and Mechanical, Packaging, and Orderable Information, moved some curves to Application Curves
	•	Updated datasheet to new TI standards 1

Changes from Original (August 2012) to Revision A				
•	Changed Description	1		

Submit Documentation Feedback



# www.ti.com

Page

Page

Page



# 5 Pin Configuration and Functions







#### **Pin Functions**

PIN		1/0	DECODIDITION	
NO.	NAME	1/0	DESCRIPTION	
1	SS	I	Soft-start pin. An external capacitor connected to this pin sets the internal voltage reference ramp time. It can be used for tracking and sequencing.	
2	FB	I	Voltage feedback. Connect resistive voltage divider to this pin to set the output voltage.	
3	PG	0	Output power good (High = VOUT ready, Low = VOUT below nominal regulation); open dra (requires pull-up resistor; goes low impedance when EN is low)	
4	VOUT	0	Output Voltage. Connected to one terminal of the integrated inductor. Connect output filter capacitor between VOUT and PGND.	
5	GND	I	Ground for the power MOSFETs and gate-drive circuitry.	
6	VOS	I	Output voltage sense pin and connection for the control loop circuitry.	
7	EN	I	Enable input (High = enabled, Low = disabled). Internal pull down resistor keeps logic level low if pin is left floating	
8	VIN	I	Supply voltage for control circuitry and power stage.	
	PAD		Electrically connected to GND. Must be soldered to a ground copper plane to achieve appropriate power dissipation and mechanical reliability.	

Copyright © 2012–2018, Texas Instruments Incorporated

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
VIN	-0.3	20	V
EN, SS	-0.3	VIN +0.3 V w/ 20 V max	V
FB, PG, VOS	-0.3	7	V
PG sink current		10	mA
Junction temperature, T <sub>J-MAX</sub>	-40	125	°C
Maximum lead temperature		260	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Input voltage	3	17	V
Output voltage	0.9	6	V
Recommended load current	0	650	mA
Junction temperature (T <sub>J</sub> )	-40	125	°C

(1) Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see the Electrical Characteristics section.

### 6.4 Thermal Information

		LMZ21700	
	THERMAL METRIC <sup>(1)</sup>	SIL0008E	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	42.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	20.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.4	°C/W
ΨJT	Junction-to-top characterization parameter	1.5	°C/W
Ψјв	Junction-to-board characterization parameter	9.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) Junction-to-ambient thermal resistance (R<sub>0JA</sub>) is based on 4 layer board thermal measurements, performed under the conditions and guidelines set forth in the JEDEC standards JESD51-1 to JESD51-11. R<sub>0JA</sub> varies with PCB copper area, power dissipation, and airflow.



### 6.5 Electrical Characteristics<sup>(1)</sup>

Limits apply over the recommended operating junction temperature (T<sub>J</sub>) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 12$  V.

PARAMETER		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
SYSTEM PARA	METERS					
lq	Operating quiescent current	EN = high, $I_{OUT}$ = 0 mA, $T_J$ = -40°C to 85°C device not switching		17	25	μΑ
		$EN$ = high, $I_{OUT}$ = 0 mA, $T_{J}$ = -40°C to 125°C device not switching		17	28	μΑ
I <sub>SD</sub>	Shutdown current	EN = low, $T_J = -40^{\circ}C$ to $85^{\circ}C$		1.5	4	μA
		EN = low, $T_J = -40^{\circ}C$ to $125^{\circ}C$		1.5	5	μA
VIN <sub>UVLO</sub>	Input under voltage lock out rising threshold		2.8	2.9	3	V
VIN <sub>UVLO-HYS</sub>	Input under voltage lock out hysteresis		0.125	0.18	0.26	V
T <sub>SD</sub>	Thermal shutdown	Rising Threshold		160		°C
T <sub>SD-HYST</sub>	Thermal shutdown hysteresis			30		°C
CONTROL						
VIH, ENABLE	Enable logic HIGH voltage		0.9			V
VIL, ENABLE	Enable logic LOW voltage				0.3	V
I <sub>LKG</sub>	Input leakage current	EN = VIN or GND		0.01	1	μA
V <sub>TH_PG</sub>	Power Good threshold voltage	Rising (% V <sub>OUT</sub> )	92 %	95 %	98 %	
		Falling (% V <sub>OUT</sub> )	87 %	90 %	93 %	
V <sub>OL_PG</sub>	Power Good output low voltage	I <sub>PG</sub> = -2 mA		0.07	0.3	V
I <sub>LKG_PG</sub>	Power Good leakage current	V <sub>PG</sub> = 1.8 V		1	400	nA
I <sub>SS</sub>	Softstart Pin source current		2.2	2.5	2.8	μA
POWER STAGE						
R <sub>DS(ON)</sub>	High-Side MOSFET ON	V <sub>IN</sub> ≥ 6 V		82		mO
	Resistance	$V_{IN} = 3 V$		120		11122
	Low-Side MOSFET ON	V <sub>IN</sub> ≥ 6 V		40		mO
	Resistance	$V_{IN} = 3 V$		50		11122
L	Integrated power inductor value			2.2		μH
DCR	Integrated power inductor DC resistance			92		mΩ
I <sub>CL-HS</sub>	High-Side MOSFET Current Limit	$T_A = 25^{\circ}C$	1.2	1.5	1.9	А
I <sub>CL-LS</sub>	Low-Side MOSFET Current Limit	$T_A = 25^{\circ}C$		0.9		А
I <sub>CL-DC</sub>	Output (DC) current limit	V <sub>OUT</sub> = 5 V, T <sub>A</sub> = 85 °C		0.95		Α

Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation (1) using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Typical numbers are at 25°C and represent the most likely parametric norm. (2)



# Electrical Characteristics<sup>(1)</sup> (continued)

Limits apply over the recommended operating junction temperature (T<sub>J</sub>) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$ °C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 12$  V.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT			
OUTPUT									
V <sub>REF</sub>	Internal reference voltage		0.7869	0.803	0.8191	V			
I <sub>FB</sub>	Feedback pin leakage current	$V_{FB} = 0.8V$		1	100	nA			
V <sub>OUT</sub>	Light load initial voltage accuracy	Power save mode, $C_{OUT} = 22 \ \mu$ F, T <sub>A</sub> = -40 °C to 85 °C, 1% FB Resistors	-2.3 %		2.8 %				
V <sub>OUT</sub>	Load regulation	V <sub>OUT</sub> = 3.3 V PWM mode operation		0.05 %		/ A			
V <sub>OUT</sub>	Line regulation	$\begin{array}{l} 3 \text{ V} \leq \text{V}_{\text{IN}} \leq 17 \text{ V}, \text{ V}_{\text{OUT}} = 3.3 \text{ V}, \text{ I}_{\text{OUT}} \\ = 650 \text{ mA} \\ \text{PWM mode operation} \end{array}$		0.02 %		/ V			
SYSTEM CHARACTERISTICS									
	Full Load Efficiency	$V_{OUT} = 3.3 \text{ V}, \text{ I}_{OUT} = 650 \text{ mA}$		88 %					
Ч	Light Load Efficiency	$V_{OUT}$ = 3.3 V, $I_{OUT}$ = 1 mA		72 %					



#### 6.6 **Typical Characteristics**

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $T_A$  = 25°C



Copyright © 2012–2018, Texas Instruments Incorporated

Texas Instruments

www.ti.com

# **Typical Characteristics (continued)**

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $T_A$  = 25°C





## 7 Detailed Description

### 7.1 Overview

The LMZ21700 Nano Module is an easy-to-use step-down DC/DC solution capable of driving up to 650-mA load in space-constrained applications. Only an input capacitor, an output capacitor, a soft-start capacitor, and two resistors are required for basic operation. The Nano Module comes in 8-pin DFN footprint package with an integrated inductor. The LMZ21700 architecture is based on DCS-Control<sup>™</sup> (direct control with seamless transition into power save mode). This architecture combines the fast transient response and stability of hysteretic type converters along with the accurate DC output regulation of voltage mode and current mode regulators.

The LMZ21700 architecture uses pulse width modulation (PWM) mode for medium and heavy load requirements and Power Save Mode (PSM) at light loads for high efficiency. In PWM mode the switching frequency is controlled over the input voltage range. The value depends on the output voltage setting and is typically reduced at low output voltages to achieve higher efficiency. In PSM the switching frequency decreases linearly with the load current. Since the architecture of the device supports both operation modes (PWM and PSM) in a single circuit building block, the transition between the modes of operation is seamless with minimal effect on the output voltage.



## 7.2 Functional Block Diagram

Copyright © 2012–2018, Texas Instruments Incorporated



### **Functional Block Diagram (continued)**

#### 7.2.1 Package Construction

In order to achieve a small solution size the LMZ21700 Nano Module comes in an innovative MicroSiP<sup>™</sup> package. The construction consists of a synchronous buck converter IC embedded inside an FR-4 laminate substrate, with a power inductor mounted on top of the substrate material. See Figure 12 and Figure 13 below. The bottom (landing pads) of the package resemble a typical 8-pin DFN package. See the Mechanical drawings at the end of the datasheet for details on the recommended landing pattern and solder paste stencil information.



Figure 12. LMZ21700 in the SIL0008E Package







#### 7.3 Feature Description

#### 7.3.1 Input Undervoltage Lockout

The LMZ21700 features input undervoltage lockout (UVLO) circuit. It monitors the input voltage level and prevents the device from switching the power MOSFETs if  $V_{IN}$  is not high enough. The typical  $V_{IN}$  UVLO rising threshold is 2.9 V with 180 mV of hysteresis.

#### 7.3.2 Enable Input (EN)

The enable pin (EN) is weakly pulled down internally through a 400 k $\Omega$  resistor to keep EN logic low when the pin is floating. The pulldown resistor is not connected when EN is set high. Once the voltage on the enable pin (EN) is set high the Nano Module will start operation. If EN is set low ( < 0.3 V ) the LMZ21700 will enter shutdown mode. The typical shutdown quiescent current is 1.5  $\mu$ A.

#### 7.3.3 Soft-Start and Tracking Function (SS)

When EN is set high for device operation the LMZ21700 starts switching after 50- $\mu$ s delay and the output voltage will start rising. The V<sub>OUT</sub> rising slope is controlled by the external capacitor C<sub>SS</sub> connected to the soft-start (SS) pin. The nano module has a 2.5  $\mu$ A constant current source internally connected to the SS pin to program the softstart time T<sub>SS</sub>:

 $T_{SS} = C_{SS} \times 1.25 \text{ V} / 2.5 \text{ }\mu\text{A}$ 

The softstart capacitor voltage is reset to zero volts when EN is pulled low and when the thermal protection is active.

If tracking function is desired, the SS pin can be used to track external voltage. If the applied external tracking voltage is between 100 mV and 1.2 V, the FB voltage will follow SS according to the following relationship:

 $V_{FB} = 0.64 \text{ x } V_{SS}$ 

#### 7.3.4 Power Good Function (PG)

The LMZ21700 features a Power Good (PG) function which can be used for sequencing of multiple rails. The PG pin is an open-drain output and requires a pullup resistor  $R_{PG}$  to  $V_{OUT}$  (or any other external voltage less than 7 V). When the Nano Module is enabled and UVLO is satisfied, the power good function starts monitoring the output voltage. The PG pin is kept at logic low if the output has not reached the proper regulation voltage. Refer to the Electrical Characteristics table for the PG voltage thresholds. The PG pin can sink 2 mA of current which sets the minimum limit of the R<sub>PG</sub> resistance value:

 $R_{PG-MIN} = V_{PULL-UP} / 2 mA$ 

The PG pin goes low impedance if the device is disabled or the thermal protection is active.

#### 7.3.5 Output Voltage Setting

The output voltage of the LMZ21700 is set by a resistive divider from V<sub>OUT</sub> to GND, connected to the feedback (FB) pin. The output voltage can be set between 0.9 V and 6 V. The voltage at the FB pin is regulated to 0.8 V. The recommended minimum divider current is 2  $\mu$ A. This sets a maximum limit on the bottom feedback resistor R<sub>FBB</sub>. Its value should not exceed 400 k $\Omega$ . The top feedback resistor R<sub>FBT</sub> can be calculated using the following formula:

$$R_{FBT} = R_{FBB} \times (V_{OUT} / 0.8 - 1)$$

### 7.3.6 Output Current Limit and Output Short Circuit Protection

The LMZ21700 has integrated protection against heavy loads and output short circuit events. Both, the high-side FET and low-side FET have current monitoring circuitry. If the current limit threshold of the high-side FET is reached, the high-side FET will be turned off and the low-side FET will be turned on to ramp down the inductor current. Once the current through the low-side FET has decreased below a safe level, the high-side device will be allowed to turn on again. The actual DC output current depends on the input voltage, output voltage, and switching frequency. Refer to the *Application Curves section* for more information.

(2)

(1)

(3)



#### Feature Description (continued)

#### 7.3.7 Thermal Protection

The nano module monitors its junction temperature (Tj) and shuts itself off if the it gets too hot. The thermal shutdown threshold for the junction is typically 160 °C. Both, high-side and low-side FETs are turned off until the junction temperature has decreased under the hysteresis level, typically 30 °C below the shutdown temperature.

### 7.4 Device Functional Modes

#### 7.4.1 PWM Mode Operation

The LMZ21700 operates in PWM mode when the output current is greater than half the inductor ripple current. The frequency variation in PWM mode is controlled and depends on the  $V_{IN}$  and  $V_{OUT}$  settings. Refer to the *Application Curves* section for switching frequency graphs for several typical output voltage settings. As the load current is decreased and the valley of the inductor current ripple reaches 0 A the device enters PSM operation to maintain high efficiency.

#### 7.4.2 PSM Operation

Once the load current decreases and the valley of the inductor current reaches 0 A, the LMZ21700 will transition to Power Save Mode of operation. The device will remain in PSM as long as the inductor current is discontinuous. The switching frequency will decrease linearly with the load current. If  $V_{IN}$  decreases to about 15 % above  $V_{OUT}$  the device will not enter PSM and will maintain output regulation in PWM mode.



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LMZ21700 is a step down DC-to-DC converter. It is used to convert higher DC voltage to a regulated lower DC voltage with maximum load current of 650 mA. The following design procedure can be used to select components for the LMZ21700. Alternatively, the WEBENCH<sup>®</sup> software can be used to select from a large database of components, run electrical simulations, and optimize the design for specific performance. Please go to webench.ti.com to access the WEBENCH<sup>®</sup> tool.

### 8.2 Typical Application

For a quick start, the following component values can be used as a design starting point for several typical output voltage rails and 650 mA of output load current.



Figure 14. Typical Applications Circuit

COMPONENT VALUES FOR VOUT=1.8V											
C <sub>IN</sub>	22µF	≥ 25V	X7R or X5R								
C <sub>OUT</sub>	22µF	≥ 10V	X7R or X5R								
C <sub>SS</sub>	3300pF	≥ 10V	X7R or X5R								
R <sub>FBT</sub>	147kΩ	1%									
R <sub>FBB</sub>	118kΩ	1%									
R <sub>PG</sub>	10kΩ	1%									

Figure 16. External Component Values ( $V_{OUT} = 1.8 V$ )

COMPONENT VALUES FOR VOUT=3.3V											
C <sub>IN</sub>	22µF	≥ 25V	X7R or X5R								
C <sub>OUT</sub>	22µF	≥ 10V	X7R or X5R								
C <sub>SS</sub>	3300pF	≥ 10V	X7R or X5R								
R <sub>FBT</sub>	1.21MΩ	1%									
R <sub>FBB</sub>	383kΩ	1%									
R <sub>PG</sub>	10kΩ	1%									



COMPONENT VALUES FOR VOUT=1.2V										
C <sub>IN</sub>	22µF	≥25V	X7R or X5R							
C <sub>OUT</sub>	22µF	≥ 10V	X7R or X5R							
C <sub>SS</sub>	3300pF	≥ 10V	X7R or X5R							
R <sub>FBT</sub>	41.2kΩ	1%								
R <sub>FBB</sub>	82.5kΩ	1%								
R <sub>PG</sub>	10kΩ	1%								

Figure 15. External Component Values (  $V_{OUT}$  = 1.2 V )

COMPONENT VALUES FOR VOUT=2.5V											
C <sub>IN</sub>	22µF	≥ 25V	X7R or X5R								
C <sub>OUT</sub>	22µF	≥ 10V	X7R or X5R								
C <sub>SS</sub>	3300pF	≥ 10V	X7R or X5R								
R <sub>FBT</sub>	357kΩ	1%									
R <sub>FBB</sub>	169kΩ	1%									
R <sub>PG</sub>	10kΩ	1%									

Figure 17. External Component Values (  $V_{OUT} = 2.5 \text{ V}$  )

COMPONENT VALUES FOR VOUT=5.0V											
C <sub>IN</sub>	22µF	≥ 25V	X7R or X5R								
C <sub>OUT</sub>	22µF	≥ 10V	X7R or X5R								
C <sub>SS</sub>	3300pF	≥ 10V	X7R or X5R								
R <sub>FBT</sub>	232kΩ	1%									
R <sub>FBB</sub>	44.2kΩ	1%									
R <sub>PG</sub>	10kΩ	1%									

Figure 19. External Component Values (  $V_{OUT} = 5.0 \text{ V}$  )



#### Typical Application (continued)

#### 8.2.1 Design Requirements

The design procedure requires a few typical design parameters. See Table 1 below.

	5	
Design Parameter	Value	
Input Voltage (V <sub>IN</sub> )	Range from 3.0 V to 17 V	
Output Voltage (V <sub>OUT</sub> )	Range from 0.9 V to 6 V	
Output Current (I <sub>OUT</sub> )	Up to 650 mA	
Softstart time (T <sub>SS</sub> )	Minimum of 0.5 ms recommended	

#### **Table 1. Design Parameters**

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMZ21700 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 Input Capacitor ( $C_{IN}$ )

Low ESR multi-layer ceramic capacitors (MLCC) are recommended for the input capacitor of the LMZ21700. Using a  $\geq$  10 µF ceramic input capacitor in  $\geq$  0805 (2012 metric) case size with 25 V rating typically provides sufficient VIN bypass. Use of multiple capacitors can also be considered. Ceramic capacitors with X5R and X7R temperature characteristics are recommended. These provide an optimal balance between small size, cost, reliability, and performance for applications with limited space. The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC voltage bias applied across its terminals. Selecting a part with larger capacitance, larger case size, or higher voltage rating can compensate for the capacitance loss due to the DC voltage bias effect. For example, a 10 µF, X7R, 25 V rated capacitor used under 12 V DC bias may have approximately 8 µF effective capacitance in a 1210 (3225 metric) case size and about 6 µF in a 1206 (3216 metric) case size. As another example, a 10 µF, X7R, 16 V rated capacitor in a 1210 (3225 metric) case size used at 12 V DC bias may have approximately 5.5 µF effective capacitance. Check the capacitor specifications published by the manufacturer.

#### 8.2.2.3 Output Capacitor (C<sub>OUT</sub>)

Similarly to the input capacitor, it is recommended to use low ESR multi-layer ceramic capacitors for  $C_{OUT}$ . Ceramic capacitors with X5R and X7R temperature characteristics are recommended. Use 10 µF or larger value and consider the DC voltage bias characteristics of the capacitor when choosing the case size and voltage rating. For stability, the output capacitor should be in the 10 µF – 200 µF effective capacitance range.

### 8.2.2.4 Softstart Capacitor (C<sub>SS</sub>)

The softstart capacitor is chosen according to the desired softstart time. As described in the Softstart and Tracking Function section the softstart time  $T_{SS} = C_{SS} \times 1.25 \text{ V} / 2.5 \mu\text{A}$ .

(5)

(6)

A minimum  $C_{SS}$  value of 1000 pF is required for monotonic  $V_{OUT}$  ramp up.

#### 8.2.2.5 Power Good Resistor (R<sub>PG</sub>)

If the Power Good function is used, a pull up resistor RPG is necessary from the PG pin to an external pull-up voltage.

The minimum R<sub>PG</sub> value is restricted by the pull down current capability of the internal pull down device.

 $R_{PG-MIN} = V_{PULL-UP} / 2 mA$ 

The maximum R<sub>PG</sub> value is based on the maximum PG leakage current and the minimum "logic high" level system requirements:

 $R_{PG-MAX} = (V_{PULL-UP} - V_{LOGIC-HIGH}) / I_{LKG_PG}$ 

#### 8.2.2.6 Feedback Resistors (R<sub>FBB</sub> and R<sub>FBT</sub>)

The feedback resistors  $R_{FBB}$  and  $R_{FBT}$  set the desired output voltage. Choose  $R_{FBB}$  less than 400 k $\Omega$  and calculate the value for R<sub>FBT</sub> using the following formula: (7)

 $R_{FBT} = R_{FBB} \times (V_{OUT} / 0.8 - 1)$ 



#### 8.2.3 Application Curves





LMZ21700







#### 8.2.3.2 $V_{OUT} = 1.8 V$





SNVS872D - AUGUST 2012 - REVISED AUGUST 2018

LMZ21700





#### 8.2.3.3 $V_{OUT} = 2.5 V$





LMZ21700







#### 8.2.3.4 $V_{OUT} = 3.3 V$





LMZ21700 SNVS872D – AUGUST 2012 – REVISED AUGUST 2018





#### 8.2.3.5 $V_{OUT} = 5.0 V$





#### LMZ21700



SNVS872D - AUGUST 2012 - REVISED AUGUST 2018

Load Current (A)

Figure 78. Line and Load Regulation  $V_{OUT} = 5.0 V$ 

Figure 79. Thermal Derating for  $\theta_{JA} = 47^{\circ}C/W$ ,  $V_{OUT} = 5.0 V$ 

Downloaded from Arrow.com.

SNVS872D-AUGUST 2012-REVISED AUGUST 2018



www.ti.com

#### 8.3 Do's and Don'ts

- DO NOT exceed the Absolute Maximum Ratings.
- DO NOT exceed the Recommended Operating Conditions.
- DO NOT exceed the ESD Ratings.
- DO follow the Detailed Design Procedure.
- DO follow the PCB Layout Guidelines and Layout Example.
- DO follow the Power Supply Recommendations.
- DO visit the TI E2E Community Support Forum to have your questions answered and designs reviewed.

## 9 Power Supply Recommendations

#### 9.1 Voltage Range

The voltage of the input supply must not exceed the *Absolute Maximum Ratings* and the *Recommended Operating Conditions* of the LMZ21700.

### 9.2 Current Capability

The input supply must be able to supply the required input current to the LMZ21700 converter. The required input current depends on the application's minimum required input voltage ( $V_{IN-MIN}$ ), the required output power ( $V_{OUT} \times I_{OUT-MAX}$ ), and the converter efficiency ( $\eta$ ).

 $I_{\text{IN}} = V_{\text{OUT}} \times I_{\text{OUT-MAX}} / (V_{\text{IN-MIN}} \times \eta)$ 

(8)

For example, for a design with 10 V minimum input voltage, 5 V output, and 0.5 A maximum load, considering 90 % conversion efficiency, the required input current is 0.278 A.

### 9.3 Input Connection

Long input connection cables can cause issues with the normal operation of any buck converter.

#### 9.3.1 Voltage Drops

Using long input wires to connect the supply to the input of any converter adds impedance in series with the input supply. This impedance can cause a voltage drop at the VIN pin of the converter when the output of the converter is loaded. If the input voltage is near the minimum operating voltage, this added voltage drop can cause the converter to drop out or reset. If long wires are used during testing, TI recommends adding some bulk (for example, electrolytic) capacitance at the input of the converter.

#### 9.3.2 Stability

The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in an underdamped RLC network at the input of the buck converter. This can cause oscillations on the input and instability. If long wires are used, it is recommended to add some electrolytic capacitance in parallel with the ceramic input capacitor. The electrolytic capacitor's ESR will improve the damping.

Use an electrolytic capacitor with  $C_{ELECTROLYTIC} \ge 4 \times C_{CERAMIC}$  and  $ESR_{ELECTROLYTIC} \approx \sqrt{(L_{CABLE} / C_{CERAMIC})}$ 

For example, two cables (one for  $V_{IN}$  and one for GND), each 1 meter (~ 3 ft) long with ~1.0 mm diameter (18 AWG), placed 1 cm (~0.4 in) apart will form a rectangular loop resulting in about 1.2 µH of inductance. The inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 22 µF ceramic input capacitor, the recommended parallel  $C_{ELECTROLYTIC}$  is ≥ 88 µF. Using a 100 µF capacitor will be sufficient. The recommended ESR<sub>ELECTROLYTIC</sub>  $\approx$  0.23  $\Omega$  or larger, based on about 1.2 µH of inductance and 22 µF of ceramic input capacitance.

See application note SNVA489C for more details on input filter design.



### 10 Layout

#### **10.1 Layout Guidelines**

The PCB layout is critical for the proper operation of any DC/DC switching converter. Although using modules can simplify the PCB layout process, care should still be taken to minimize the inductance in the high di/dt loops and to protect sensitive nodes. The following guidelines should be followed when designing a board layout with the LMZ21700:

#### 10.1.1 Minimize the High di/dt Loop Area

The input capacitor, the V<sub>IN</sub> terminal, and the GND terminal of the LMZ21700 form a high di/dt loop. Place the input capacitor as close as possible to the V<sub>IN</sub> and GND terminals of the module IC. This minimizes the area of the high di/dt loop and results in lower inductance in the switching current path. Lower inductance in the switching current path translates to lower voltage spikes on the internal switch node and lower noise on the output voltage. Make the copper traces between the input capacitor and the V<sub>IN</sub> and GND terminals wide and short for better current handling and minimized parasitic inductance.

#### 10.1.2 Protect the Sensitive Nodes in the Circuit

The feedback node is a sensitive circuit which can pick up noise. Make the feedback node as small as possible. This can be achieved by placing the feedback divider as close as possible to the IC. Use thin traces to the feedback pin in order to minimize the parasitic capacitance to other nodes. The feedback network carries very small current and thick traces are not necessary. Another sensitive node to protect is the VOS pin. Use a thin and short trace from the  $V_{OUT}$  terminal of the output capacitor to the VOS pin. The VOS pin is right next to the GND terminal. For very noisy systems, a small (0402 or 0201) 0.1-µF capacitor can be placed from VOS to GND to filter high frequency noise on the VOS line.

#### 10.1.3 Provide Thermal Path and Shielding

Using the available layers in the PCB can help provide additional shielding and improved thermal performance. Large unbroken GND copper areas provide good thermal and return current paths. Flood unused PCB area with GND copper. Use thermal vias to connect the GND copper between layers.

The required board area for proper thermal dissipation can be estimated using the power dissipation curves for the desired output voltage and the package thermal resistance vs. board area curve. Refer to the power dissipation graphs in the *Typical Characteristics* section. Using the power dissipation ( $P_{DISS}$ ) for the designed input and output voltage and the max operating ambient temperature  $T_A$  for the application, estimate the required thermal resistance  $R_{\theta,JA}$  with the following expression.

 $R_{\theta JA - REQUIRED} \le (125^{\circ}C - T_A) / P_{DISS}$ 

(9)



### Layout Guidelines (continued)

Then use Figure 80 to estimate the board copper area required to achieve the calculated thermal resistance.



For example, for a design with 17 V input and 5 V output and 0.65 A load the power dissipation according to Figure 7 is 0.43 W.

For 85°C ambient temperature, the  $R_{\theta JA-REQUIRED}$  is  $\leq$  (125°C - 85°C) / 0.43 W, or  $\leq$  93°C/W. Looking at Figure 80 the minimum copper area required to achieve this thermal resistance with a 4-layer board and 70 µm (2 oz) copper is approximately 1 cm<sup>2</sup>.

### **10.2 Layout Example**

The following example is for a 4-layer board. Layers 2 and 4 provide additional shielding and thermal path. If a 2-layer board is used, apply the Layer 1 and Layer 3 copper patterns for the top and bottom layers, respectively.



### Layout Example (continued)





Copyright © 2012–2018, Texas Instruments Incorporated



## Layout Example (continued)

### 10.2.1 High Density Layout Example for Space Constrained Applications

#### 10.2.1.1 35-mm<sup>2</sup> Solution Size (Single Sided)

The following layout example uses 0805 case size components for the input and output capacitors and 0402 case size components for the rest of the passives.



Figure 82. 35-mm<sup>2</sup> Solution Size (Single Sided)



## **11** Device and Documentation Support

### 11.1 Device Support

Visit the TI E2E Community Support Forum to have your questions answered and designs reviewed.

### 11.2 Development Support

#### 11.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMZ21700 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.5 Trademarks

DCS-Control, MicroSiP, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### **11.6 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.7 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2012–2018, Texas Instruments Incorporated

TEXAS INSTRUMENTS

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 12.1 Tape and Reel Information



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ21700SILR	uSiP	SIL	8	3000	330.0	12.4	3.75	3.75	2.2	8.0	12.0	Q2
LMZ21700SILT	uSiP	SIL	8	250	178.0	13.2	3.75	3.75	2.2	8.0	12.0	Q2

Q3

Pocket Quadrants

Q4

Q3

Q4

User Direction of Feed





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ21700SILR	uSiP	SIL	8	3000	383.0	353.0	58.0
LMZ21700SILT	uSiP	SIL	8	250	223.0	194.0	35.0



24-Aug-2018

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMZ21700SILR	ACTIVE	uSiP	SIL	8	3000	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	TXN7204EC D9 7485 1700 1700 7485 D9	Samples
LMZ21700SILT	ACTIVE	uSiP	SIL	8	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	TXN7204EC D9 7485 1700 1700 7485 D9	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



24-Aug-2018

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **SIL0008E**



# **PACKAGE OUTLINE**

# MicroSiP<sup>™</sup>- 1.75 mm max height

MICRO SYSTEM IN PACKAGE



MicroSiP is a trademark of Texas Instruments.

- NOTES:
- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. Pick and place nozzle  $\emptyset$  1.3 mm or smaller recommended.



# **SIL0008E**

# **EXAMPLE BOARD LAYOUT**

# MicroSiP<sup>™</sup>- 1.75 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



# **SIL0008E**

# **EXAMPLE STENCIL DESIGN**

# MicroSiP<sup>™</sup>- 1.75 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMZ21700SILR	ACTIVE	uSiP	SIL	8	3000	RoHS & Green	NIAU	Level-3-260C-168 HR	-40 to 125	7485 1700 7485 D9	Samples
LMZ21700SILT	ACTIVE	uSiP	SIL	8	250	RoHS & Green	NIAU	Level-3-260C-168 HR	-40 to 125	7485 1700 7485 D9	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

22-Feb-2021

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION



\*All dimensions are nominal



# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ21700SILR	uSiP	SIL	8	3000	330.0	12.4	3.75	3.75	2.2	8.0	12.0	Q2
LMZ21700SILT	uSiP	SIL	8	250	178.0	13.2	3.75	3.75	2.2	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

10-Mar-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ21700SILR	uSiP	SIL	8	3000	383.0	353.0	58.0
LMZ21700SILT	uSiP	SIL	8	250	223.0	194.0	35.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated