

## Features

- LS1046A has four cores and LS1026A has two cores
- Four 32-bit/64-bit Arm® Cortex®-v8 A72 CPUs
  - Arranged as a single cluster of four cores sharing a single 2 MB L2 cache
  - Up to 1.8 GHz operation
  - Single-threaded cores with 32 KB L1 data cache and 48 KB L1 instruction cache
- Hierarchical interconnect fabric
  - Up to 700 MHz operation
- One 32-bit/64-bit DDR4 SDRAM memory controller with ECC and interleaving support
  - Up to 2.1 GT/s
- Data Path Acceleration Architecture (DPAA) incorporating acceleration for the following functions:
  - Packet parsing, classification, and distribution (FMan)
  - Queue management for scheduling, packet sequencing, and congestion management (QMan)
  - Hardware buffer management for buffer allocation and de-allocation (BMan)
  - Cryptography acceleration (SEC)
  - IEEE 1588™ support
- Two RGMII interfaces
- Eight SerDes lanes for high-speed peripheral interfaces
  - Three PCI Express 3.0 controllers
  - One Serial ATA (SATA 6 Gbit/s) controller
  - Up to two XFI (10 GbE) interfaces
  - Up to five SGMII interfaces supporting 1000 Mbps
  - Up to three SGMII interfaces supporting 2500 Mbps
  - Up to one QSGMII interface
  - Supports 10GBase-KR
  - Supports 1000Base-KX
- Additional peripheral interfaces
  - One Quad Serial Peripheral Interface (QSPI) controller
  - One Serial Peripheral Interface (SPI) controller
  - Integrated flash controller (IFC) supporting NAND and NOR flash
  - Three high-speed USB 3.0 controllers with integrated PHY
  - One Enhanced Secure Digital Host Controller supporting SD 3.0, eMMC 4.4, and eMMC 4.5
  - Four I2C controllers
  - Two 16550-compliant DUARTs and six low-power UARTs (LPUARTs)
  - General purpose IO (GPIO), eight Flextimers
  - One Queue Direct Memory Access Controller (qDMA)
  - One Enhanced Direct Memory Access Controller (eDMA)
  - Global programmable interrupt controller (GIC)
  - Thermal monitoring unit (TMU)
- 780 FC-PBGA package, 23 mm x 23 mm


# 1 INTRODUCTION

The LS1046A is a cost-effective, power-efficient, and highly integrated system-on-chip (SoC) design that extends the reach of the Teledyne e2v value-performance line of QorIQ communications processors. Featuring power-efficient 64-bit Arm® Cortex®-A72 cores with ECC-protected L1 and L2 cache memories for high reliability, running up to 1.8 GHz.

The LS1046A and LS1026A processors are perfectly suited for a range of embedded applications such as enterprise routers and switches, linecard controllers, network attached storage, security appliances, virtual customer premise equipment (vCPE), service providers gateways, and single board computers.


This figure shows the block diagram of the chip.

Figure 1. LS1046A block diagram



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Figure 2. LS1026A block diagram




## 2 PIN ASSIGNMENTS

### 2.1 780 BGA ball layout diagrams


This figure shows the complete view of the LS1046A BGA ball map diagram. Figure 4, Figure 5, Figure 6, and Figure 7 show quadrant views.

Figure 3. Complete BGA Map for the LS1046A




An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Figure 4. Detail A




An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Figure 5. Detail B




An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Figure 6. Detail C



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Figure 7. Detail D



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

## 2.2 Pinout list

This table provides the pinout listing for the LS1046A by bus. Primary functions are **bolded** in the table.

**Table 1. Pinout list by bus**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
<b>DDR SDRAM Memory Interface 1</b>					
<b>D1_MA00</b>	Address	V27	O	G1VDD	–
<b>D1_MA01</b>	Address	N27	O	G1VDD	–
<b>D1_MA02</b>	Address	N28	O	G1VDD	–
<b>D1_MA03</b>	Address	M28	O	G1VDD	–
<b>D1_MA04</b>	Address	L28	O	G1VDD	–
<b>D1_MA05</b>	Address	L27	O	G1VDD	–
<b>D1_MA06</b>	Address	K28	O	G1VDD	–
<b>D1_MA07</b>	Address	J27	O	G1VDD	–
<b>D1_MA08</b>	Address	J28	O	G1VDD	–
<b>D1_MA09</b>	Address	G28	O	G1VDD	–
<b>D1_MA10</b>	Address	Y28	O	G1VDD	–
<b>D1_MA11</b>	Address	H28	O	G1VDD	–
<b>D1_MA12</b>	Address	G27	O	G1VDD	–
<b>D1_MA13</b>	Address	AD27	O	G1VDD	–
<b>D1_MACT_B</b>	Activate	D28	O	G1VDD	–
<b>D1_MALERT_B</b>	Alert	F28	I	G1VDD	1, 27
<b>D1_MBA0</b>	Bank Select	Y27	O	G1VDD	–
<b>D1_MBA1</b>	Bank Select	W28	O	G1VDD	–
<b>D1_MBG0</b>	Bank Group	E27	O	G1VDD	–
<b>D1_MBG1</b>	Bank Group	E28	O	G1VDD	–
<b>D1_MCAS_B</b>	Column Address Strobe / MA[15]	AC28	O	G1VDD	–
<b>D1_MCK0</b>	Clock	R28	O	G1VDD	–
<b>D1_MCK0_B</b>	Clock Complement	R27	O	G1VDD	–
<b>D1_MCK1</b>	Clock	T28	O	G1VDD	–
<b>D1_MCK1_B</b>	Clock Complement	T27	O	G1VDD	–
<b>D1_MCKE0</b>	Clock Enable	C28	O	G1VDD	2
<b>D1_MCKE1</b>	Clock Enable	B28	O	G1VDD	2
<b>D1_MCS0_B</b>	Chip Select	AB27	O	G1VDD	–
<b>D1_MCS1_B</b>	Chip Select	AE28	O	G1VDD	–
<b>D1_MCS2_B</b>	Chip Select / MCID[0]	AG28	O	G1VDD	–
<b>D1_MCS3_B</b>	Chip Select / MCID[1]	AF28	O	G1VDD	–
<b>D1_MDIC0</b>	Driver Impedance Calibration	P28	IO	G1VDD	3
<b>D1_MDIC1</b>	Driver Impedance Calibration	U28	IO	G1VDD	3

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
D1_MDM0	Data Mask	B23	IO	G1VDD	–
D1_MDM1	Data Mask	H22	IO	G1VDD	–
D1_MDM2	Data Mask	E25	IO	G1VDD	–
D1_MDM3	Data Mask	J25	IO	G1VDD	–
D1_MDM4	Data Mask	V25	IO	G1VDD	–
D1_MDM5	Data Mask	AD24	IO	G1VDD	–
D1_MDM6	Data Mask	AC23	IO	G1VDD	–
D1_MDM7	Data Mask	AH24	IO	G1VDD	–
D1_MDM8	Data Mask	P24	IO	G1VDD	–
D1_MDQ00	Data	C22	IO	G1VDD	–
D1_MDQ01	Data	A23	IO	G1VDD	–
D1_MDQ02	Data	C26	IO	G1VDD	–
D1_MDQ03	Data	A27	IO	G1VDD	–
D1_MDQ04	Data	B22	IO	G1VDD	–
D1_MDQ05	Data	A22	IO	G1VDD	–
D1_MDQ06	Data	B25	IO	G1VDD	–
D1_MDQ07	Data	A26	IO	G1VDD	–
D1_MDQ08	Data	E22	IO	G1VDD	–
D1_MDQ09	Data	D22	IO	G1VDD	–
D1_MDQ10	Data	F23	IO	G1VDD	–
D1_MDQ11	Data	G23	IO	G1VDD	–
D1_MDQ12	Data	G22	IO	G1VDD	–
D1_MDQ13	Data	F22	IO	G1VDD	–
D1_MDQ14	Data	C24	IO	G1VDD	–
D1_MDQ15	Data	E23	IO	G1VDD	–
D1_MDQ16	Data	D26	IO	G1VDD	–
D1_MDQ17	Data	E24	IO	G1VDD	–
D1_MDQ18	Data	G24	IO	G1VDD	–
D1_MDQ19	Data	H25	IO	G1VDD	–
D1_MDQ20	Data	C25	IO	G1VDD	–
D1_MDQ21	Data	D25	IO	G1VDD	–
D1_MDQ22	Data	G25	IO	G1VDD	–
D1_MDQ23	Data	H26	IO	G1VDD	–
D1_MDQ24	Data	K23	IO	G1VDD	–
D1_MDQ25	Data	J24	IO	G1VDD	–
D1_MDQ26	Data	L24	IO	G1VDD	–
D1_MDQ27	Data	M24	IO	G1VDD	–
D1_MDQ28	Data	J22	IO	G1VDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
D1_MDQ29	Data	H23	IO	G1VDD	–
D1_MDQ30	Data	K24	IO	G1VDD	–
D1_MDQ31	Data	L25	IO	G1VDD	–
D1_MDQ32	Data	V24	IO	G1VDD	–
D1_MDQ33	Data	U26	IO	G1VDD	–
D1_MDQ34	Data	AA26	IO	G1VDD	–
D1_MDQ35	Data	W23	IO	G1VDD	–
D1_MDQ36	Data	U24	IO	G1VDD	–
D1_MDQ37	Data	U25	IO	G1VDD	–
D1_MDQ38	Data	W24	IO	G1VDD	–
D1_MDQ39	Data	Y25	IO	G1VDD	–
D1_MDQ40	Data	AB24	IO	G1VDD	–
D1_MDQ41	Data	AB25	IO	G1VDD	–
D1_MDQ42	Data	AE25	IO	G1VDD	–
D1_MDQ43	Data	AF25	IO	G1VDD	–
D1_MDQ44	Data	Y24	IO	G1VDD	–
D1_MDQ45	Data	AA25	IO	G1VDD	–
D1_MDQ46	Data	AD25	IO	G1VDD	–
D1_MDQ47	Data	AE26	IO	G1VDD	–
D1_MDQ48	Data	AA22	IO	G1VDD	–
D1_MDQ49	Data	AB23	IO	G1VDD	–
D1_MDQ50	Data	AC22	IO	G1VDD	–
D1_MDQ51	Data	AB22	IO	G1VDD	–
D1_MDQ52	Data	Y22	IO	G1VDD	–
D1_MDQ53	Data	AA23	IO	G1VDD	–
D1_MDQ54	Data	AD22	IO	G1VDD	–
D1_MDQ55	Data	AE22	IO	G1VDD	–
D1_MDQ56	Data	AH25	IO	G1VDD	–
D1_MDQ57	Data	AF24	IO	G1VDD	–
D1_MDQ58	Data	AG22	IO	G1VDD	–
D1_MDQ59	Data	AF22	IO	G1VDD	–
D1_MDQ60	Data	AH26	IO	G1VDD	–
D1_MDQ61	Data	AG25	IO	G1VDD	–
D1_MDQ62	Data	AF23	IO	G1VDD	–
D1_MDQ63	Data	AH22	IO	G1VDD	–
D1_MDQS0	Data Strobe	A25	IO	G1VDD	–
D1_MDQS0_B	Data Strobe	A24	IO	G1VDD	–
D1_MDQS1	Data Strobe	D23	IO	G1VDD	–
D1_MDQS1_B	Data Strobe	C23	IO	G1VDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
D1_MDQS2	Data Strobe	F25	IO	G1VDD	–
D1_MDQS2_B	Data Strobe	F26	IO	G1VDD	–
D1_MDQS3	Data Strobe	K26	IO	G1VDD	–
D1_MDQS3_B	Data Strobe	K25	IO	G1VDD	–
D1_MDQS4	Data Strobe	W26	IO	G1VDD	–
D1_MDQS4_B	Data Strobe	W25	IO	G1VDD	–
D1_MDQS5	Data Strobe	AC25	IO	G1VDD	–
D1_MDQS5_B	Data Strobe	AC26	IO	G1VDD	–
D1_MDQS6	Data Strobe	AE23	IO	G1VDD	–
D1_MDQS6_B	Data Strobe	AD23	IO	G1VDD	–
D1_MDQS7	Data Strobe	AH23	IO	G1VDD	–
D1_MDQS7_B	Data Strobe	AG23	IO	G1VDD	–
D1_MDQS8	Data Strobe	P25	IO	G1VDD	–
D1_MDQS8_B	Data Strobe	P26	IO	G1VDD	–
D1_MECC0	Error Correcting Code	M26	IO	G1VDD	–
D1_MECC1	Error Correcting Code	N25	IO	G1VDD	–
D1_MECC2	Error Correcting Code	T25	IO	G1VDD	–
D1_MECC3	Error Correcting Code	T24	IO	G1VDD	–
D1_MECC4	Error Correcting Code	M25	IO	G1VDD	–
D1_MECC5	Error Correcting Code	N24	IO	G1VDD	–
D1_MECC6	Error Correcting Code	R25	IO	G1VDD	–
D1_MECC7	Error Correcting Code	R24	IO	G1VDD	–
D1_MODT0	On Die Termination	AD28	O	G1VDD	2
D1_MODT1	On Die Termination / MCID[2]	AF27	O	G1VDD	2
D1_MPAR	Address Parity Out	V28	O	G1VDD	–
D1_MRAS_B	Row Address Strobe / MA[16]	AA28	O	G1VDD	–
D1_MWE_B	Write Enable / MA[14]	AB28	O	G1VDD	–
<b>Integrated Flash Controller</b>					
IFC_A16/QSPI_A_CS0	IFC Address	D8	O	OVDD	1, 5
IFC_A17/QSPI_A_CS1	IFC Address	C8	O	OVDD	1, 5
IFC_A18/QSPI_A_SCK	IFC Address	C9	O	OVDD	1, 5
IFC_A19/QSPI_B_CS0	IFC Address	D10	O	OVDD	1, 5
IFC_A20/QSPI_B_CS1	IFC Address	C10	O	OVDD	1, 5
IFC_A21/QSPI_B_SCK/cfg_dram_type	IFC Address	C11	O	OVDD	1, 15
IFC_A22/QSPI_A_DATA0/ IFC_WP1_B	IFC Address	D11	O	OVDD	1
IFC_A23/QSPI_A_DATA1/ IFC_WP2_B	IFC Address	C12	O	OVDD	1
IFC_A24/QSPI_A_DATA2/ IFC_WP3_B	IFC Address	D13	O	OVDD	1

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
<b>IFC_A25</b> /GPIO2_25/ QSPI_A_DATA3/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	IFC Address	C13	O	OVDD	1
<b>IFC_A26</b> /GPIO2_26/ FTM5_CH1/IFC_CS5_B/IFC_RB3_B	IFC Address	D14	O	OVDD	1
<b>IFC_A27</b> /GPIO2_27/ FTM5_EXTCLK/IFC_CS6_B	IFC Address	C14	O	OVDD	1
<b>IFC_AD00</b> /cfg_gpinp0	IFC Address / Data	B8	IO	OVDD	4
<b>IFC_AD01</b> /cfg_gpinp1	IFC Address / Data	A8	IO	OVDD	4
<b>IFC_AD02</b> /cfg_gpinp2	IFC Address / Data	B9	IO	OVDD	4
<b>IFC_AD03</b> /cfg_gpinp3	IFC Address / Data	A9	IO	OVDD	4
<b>IFC_AD04</b> /cfg_gpinp4	IFC Address / Data	A10	IO	OVDD	4
<b>IFC_AD05</b> /cfg_gpinp5	IFC Address / Data	B11	IO	OVDD	4
<b>IFC_AD06</b> /cfg_gpinp6	IFC Address / Data	A11	IO	OVDD	4
<b>IFC_AD07</b> /cfg_gpinp7	IFC Address / Data	B12	IO	OVDD	4
<b>IFC_AD08</b> /cfg_rcw_src0	IFC Address / Data	A12	IO	OVDD	4
<b>IFC_AD09</b> /cfg_rcw_src1	IFC Address / Data	A13	IO	OVDD	4
<b>IFC_AD10</b> /cfg_rcw_src2	IFC Address / Data	B14	IO	OVDD	4
<b>IFC_AD11</b> /cfg_rcw_src3	IFC Address / Data	A14	IO	OVDD	4
<b>IFC_AD12</b> /cfg_rcw_src4	IFC Address / Data	B15	IO	OVDD	4
<b>IFC_AD13</b> /cfg_rcw_src5	IFC Address / Data	A15	IO	OVDD	4
<b>IFC_AD14</b> /cfg_rcw_src6	IFC Address / Data	A16	IO	OVDD	4
<b>IFC_AD15</b> /cfg_rcw_src7	IFC Address / Data	A17	IO	OVDD	4
<b>IFC_AVD</b>	IFC Address Valid	A18	O	OVDD	1, 5
<b>IFC_BCTL</b>	IFC Buffer control	E15	O	OVDD	–
<b>IFC_CLE</b> /cfg_rcw_src8	IFC Command Latch Enable / Write Enable	C19	O	OVDD	1, 4
<b>IFC_CLK0</b>	IFC Clock	A20	O	OVDD	–
<b>IFC_CLK1</b>	IFC Clock	B20	O	OVDD	–
IFC_CS0_B	IFC Chip Select	C17	O	OVDD	1, 6
<b>IFC_CS1_B</b> /GPIO2_10/FTM7_CH0	IFC Chip Select	A19	O	OVDD	1, 6
<b>IFC_CS2_B</b> /GPIO2_11/FTM7_CH1	IFC Chip Select	D20	O	OVDD	1, 6
<b>IFC_CS3_B</b> /GPIO2_12/QSPI_B_DATA3/ FTM7_EXTCLK	IFC Chip Select	C20	O	OVDD	1, 6
IFC_CS4_B/ <b>IFC_A25</b> / GPIO2_25/QSPI_A_DATA3/ FTM5_CH0/IFC_RB2_B	IFC Chip Select	C13	O	OVDD	1
IFC_CS5_B/ <b>IFC_A26</b> / GPIO2_26/FTM5_CH1/IFC_RB3_B	IFC Chip Select	D14	O	OVDD	1
IFC_CS6_B/ <b>IFC_A27</b> / GPIO2_27/FTM5_EXTCLK	IFC Chip Select	C14	O	OVDD	1
<b>IFC_NDDDR_CLK</b>	IFC NAND DDR Clock	E16	O	OVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
<b>IFC_NDDQS</b>	IFC DQS Strobe	B17	IO	OVDD	–
<b>IFC_OE_B/cfg_eng_use1</b>	IFC Output Enable	C18	O	OVDD	1, 4
<b>IFC_PAR0/GPIO2_13/ QSPI_B_DATA0/FTM6_CH0</b>	IFC Address & Data Parity	B18	IO	OVDD	–
<b>IFC_PAR1/GPIO2_14/ QSPI_B_DATA1/FTM6_CH1</b>	IFC Address & Data Parity	D17	IO	OVDD	–
<b>IFC_PERR_B/GPIO2_15/ QSPI_B_DATA2/ FTM6_EXTCLK</b>	IFC Parity Error	E17	I	OVDD	1
<b>IFC_RB0_B</b>	IFC Ready / Busy CS0	C16	I	OVDD	6
<b>IFC_RB1_B</b>	IFC Ready / Busy CS1	D16	I	OVDD	6
<b>IFC_RB2_B/IFC_A25/ GPIO2_25/QSPI_A_DATA3/ FTM5_CH0/IFC_CS4_B</b>	IFC Ready/Busy CS 2	C13	I	OVDD	1
<b>IFC_RB3_B/IFC_A26/ GPIO2_26/FTM5_CH1/ IFC_CS5_B</b>	IFC Ready/Busy CS 3	D14	I	OVDD	1
<b>IFC_TE/cfg_ifc_te</b>	IFC External Transceiver Enable	E14	O	OVDD	1, 4
<b>IFC_WE0_B/cfg_eng_use0</b>	IFC Write Enable	C15	O	OVDD	1, 4, 26
<b>IFC_WP0_B/cfg_eng_use2</b>	IFC Write Protect	D19	O	OVDD	1, 4
<b>IFC_WP1_B/IFC_A22/ QSPI_A_DATA0</b>	IFC Write Protect	D11	O	OVDD	1
<b>IFC_WP2_B/IFC_A23/ QSPI_A_DATA1</b>	IFC Write Protect	C12	O	OVDD	1
<b>IFC_WP3_B/IFC_A24/ QSPI_A_DATA2</b>	IFC Write Protect	D13	O	OVDD	1
<b>DUART</b>					
<b>UART1_CTS_B/GPIO1_21/ UART3_SIN/FTM4_CH4/ LPUART2_SIN</b>	Clear To Send	J1	I	DVDD	1
<b>UART1_RTS_B/GPIO1_19/ UART3_SOUT/ LPUART2_SOUT/FTM4_CH2</b>	Ready to Send	J2	O	DVDD	1
<b>UART1_SIN/GPIO1_17</b>	Receive Data	H2	I	DVDD	1
<b>UART1_SOUT/GPIO1_15</b>	Transmit Data	H1	O	DVDD	1
<b>UART2_CTS_B/GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART1_CTS_B/ LPUART4_SIN</b>	Clear To Send	M2	I	DVDD	1
<b>UART2_RTS_B/GPIO1_20/ UART4_SOUT/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B</b>	Ready to Send	L1	O	DVDD	1
<b>UART2_SIN/GPIO1_18/ FTM4_CH1/LPUART1_SIN</b>	Receive Data	K1	I	DVDD	1
<b>UART2_SOUT/GPIO1_16/ LPUART1_SOUT/FTM4_CH0</b>	Transmit Data	L2	O	DVDD	1
<b>UART3_SIN/UART1_CTS_B/ GPIO1_21/FTM4_CH4/ LPUART2_SIN</b>	Receive Data	J1	I	DVDD	1
<b>UART3_SOUT/ UART1_RTS_B/GPIO1_19/ LPUART2_SOUT/FTM4_CH2</b>	Transmit Data	J2	O	DVDD	1

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
UART4_SIN/UART2_CTS_B/ GPIO1_22/FTM4_CH5/ LPUART1_CTS_B/LPUART4_SIN	Receive Data	M2	I	DVDD	1
UART4_SOUT/ UART2_RTS_B/GPIO1_20/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	Transmit Data	L1	O	DVDD	1
<b>I2C</b>					
<b>IIC1_SCL</b>	Serial Clock (supports PBL)	N1	IO	DVDD	7, 8
<b>IIC1_SDA</b>	Serial Data (supports PBL)	M1	IO	DVDD	7, 8
<b>IIC2_SCL</b> /GPIO4_2/ SDHC_CD_B/FTM3_QD_PHA	Serial Clock	K3	IO	DVDD	7, 8
<b>IIC2_SDA</b> /GPIO4_3/ SDHC_WP/FTM3_QD_PHB	Serial Data	L3	IO	DVDD	7, 8
<b>IIC3_SCL</b> /GPIO4_10/EVT5_B/ USB2_DRVVBUS/FTM8_CH0	Serial Clock	L4	IO	DVDD	7, 8
<b>IIC3_SDA</b> /GPIO4_11/EVT6_B/ USB2_PWRFAULT/FTM8_CH1	Serial Data	M4	IO	DVDD	7, 8
<b>IIC4_SCL</b> /GPIO4_12/EVT7_B/ USB3_DRVVBUS/FTM3_FAULT	Serial Clock	M3	IO	DVDD	7, 8
<b>IIC4_SDA</b> /GPIO4_13/EVT8_B/ USB3_PWRFAULT/FTM3_EXTCLK	Serial Data	N3	IO	DVDD	7, 8
<b>SPI Interface</b>					
<b>SPI_PCS0</b> /GPIO2_00/ SDHC_DAT4/SDHC_VS	SPI Chip Select	U1	O	OVDD	1
<b>SPI_PCS1</b> /GPIO2_01/SDHC_DAT5/ SDHC_CMD_DIR	SPI Chip Select	R3	O	OVDD	1
<b>SPI_PCS2</b> /GPIO2_02/SDHC_DAT6/ SDHC_DAT0_DIR	SPI Chip Select	T3	O	OVDD	1
<b>SPI_PCS3</b> /GPIO2_03/SDHC_DAT7/ SDHC_DAT123_DIR	SPI Chip Select	V1	O	OVDD	1
<b>SPI_SCK</b>	SPI Clock	U2	O	OVDD	1
<b>SPI_SIN</b> /SDHC_CLK_SYNC_IN	Master In Slave Out	U3	I	OVDD	1
<b>SPI_SOUT</b> /SDHC_CLK_SYNC_OUT	Master Out Slave In	V3	IO	OVDD	–
<b>eSDHC</b>					
SDHC_CD_B/ <b>IIC2_SCL</b> / GPIO4_2/FTM3_QD_PHA	Command	K3	I	DVDD	1
<b>SDHC_CLK</b> /GPIO2_09/ LPUART3_CTS_B/LPUART6_SIN/ FTM4_QD_PHB	Host to Card Clock	P3	O	EVDD	1
SDHC_CLK_SYNC_IN/ <b>SPI_SIN</b>	IN	U3	I	OVDD	1
SDHC_CLK_SYNC_OUT/ <b>SPI_SOUT</b>	OUT	V3	O	OVDD	1
<b>SDHC_CMD</b> /GPIO2_04/ LPUART3_SOUT/FTM4_CH6	Command/Response	P2	IO	EVDD	–
SDHC_CMD_DIR/ <b>SPI_PCS1</b> / GPIO2_01/SDHC_DAT5	DIR	R3	O	OVDD	1

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
<b>SDHC_DAT0</b> /GPIO2_05/ FTM4_CH7/LPUART3_SIN	Data	P1	IO	EVDD	–
SDHC_DAT0_DIR/ <b>SPI_PCS2</b> / GPIO2_02/SDHC_DAT6	DIR	T3	O	OVDD	1
<b>SDHC_DAT1</b> /GPIO2_06/ LPUART5_SOUT/ FTM4_FAULT/LPUART2_RTS_B	Data	R2	IO	EVDD	–
SDHC_DAT123_DIR/ <b>SPI_PCS3</b> /GPIO2_03/ SDHC_DAT7	DIR	V1	O	OVDD	1
<b>SDHC_DAT2</b> /GPIO2_07/ LPUART2_CTS_B/ LPUART5_SIN/ FTM4_EXTCLK	Data	R1	IO	EVDD	–
<b>SDHC_DAT3</b> /GPIO2_08/ LPUART6_SOUT/ FTM4_QD_PHA/ LPUART3_RTS_B	Data	T1	IO	EVDD	–
SDHC_DAT4/ <b>SPI_PCS0</b> / GPIO2_00/SDHC_VS	Data	U1	IO	OVDD	–
SDHC_DAT5/ <b>SPI_PCS1</b> / GPIO2_01/SDHC_CMD_DIR	Data	R3	IO	OVDD	–
SDHC_DAT6/ <b>SPI_PCS2</b> / GPIO2_02/SDHC_DAT0_DIR	Data	T3	IO	OVDD	–
SDHC_DAT7/ <b>SPI_PCS3</b> / GPIO2_03/ SDHC_DAT123_DIR	Data	V1	IO	OVDD	–
SDHC_VS/ <b>SPI_PCS0</b> / GPIO2_00/SDHC_DAT4	VS	U1	O	OVDD	1
SDHC_WP/ <b>IIC2_SDA</b> / GPIO4_3/FTM3_QD_PHB	Write Protect	L3	I	DVDD	1
<b>Programmable Interrupt Controller</b>					
<b>EVT9_B</b>	Event 9	G7	IO	OVDD	1, 6, 7
<b>IRQ00</b>	External Interrupt	F11	I	OVDD	1
<b>IRQ01</b>	External Interrupt	F15	I	OVDD	1
<b>IRQ02</b>	External Interrupt	H7	I	OVDD	1
<b>IRQ03</b> /GPIO1_23/FTM3_CH7	External Interrupt	J3	I	DVDD	1
<b>IRQ04</b> /GPIO1_24/FTM3_CH0	External Interrupt	J4	I	DVDD	1
<b>IRQ05</b> /GPIO1_25/FTM3_CH1	External Interrupt	J5	I	DVDD	1
<b>IRQ06</b> /GPIO1_26/FTM3_CH2	External Interrupt	K5	I	DVDD	1
<b>IRQ07</b> /GPIO1_27/FTM3_CH3	External Interrupt	L5	I	DVDD	1
<b>IRQ08</b> /GPIO1_28/FTM3_CH4	External Interrupt	M5	I	DVDD	1
<b>IRQ09</b> /GPIO1_29/FTM3_CH5	External Interrupt	N5	I	DVDD	1
<b>IRQ10</b> /GPIO1_30/FTM3_CH6	External Interrupt	P4	I	DVDD	1
<b>IRQ11</b> /GPIO1_31	External Interrupt	W3	I	LVDD	1
<b>Battery Backed Trust</b>					
<b>TA_BB_TMP_DETECT_B</b>	Battery Backed Tamper Detect	H12	I	TA_BB_VDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
<b>Trust</b>					
TA_TMP_DETECT_B	Tamper Detect	H20	I	OVDD	1
<b>System Control</b>					
HRESET_B	Hard Reset	F8	IO	OVDD	7, 28
PORESET_B	Power On Reset	F9	I	OVDD	–
RESET_REQ_B	Reset Request	F10	O	OVDD	1, 5
<b>Power Management</b>					
ASLEEP/GPIO1_13	Asleep	E9	O	OVDD	1
<b>SYSCLK</b>					
SYSCLK	System Clock	G14	I	OVDD	22
<b>DDR Clocking</b>					
DDRCLK	DDR Controller Clock	J20	I	OVDD	22
<b>RTC</b>					
RTC/GPIO1_14	Real Time Clock	F17	I	OVDD	1
<b>Debug</b>					
CKSTP_OUT_B	RSVD	G15	-	OVDD	6, 7
CLK_OUT	Clock Out	G16	O	OVDD	–
EVT0_B	Event 0	E10	IO	OVDD	9
EVT1_B	Event 1	E13	IO	OVDD	–
EVT2_B	Event 2	E8	IO	OVDD	–
EVT3_B	Event 3	E12	IO	OVDD	–
EVT4_B	Event 4	E11	IO	OVDD	–
EVT5_B/IIC3_SCL/GPIO4_10/ USB2_DRVVBUS/FTM8_CH0	Event 5	L4	IO	DVDD	–
EVT6_B/IIC3_SDA/GPIO4_11/ USB2_PWRFAULT/FTM8_CH1	Event 6	M4	IO	DVDD	–
EVT7_B/IIC4_SCL/GPIO4_12/ USB3_DRVVBUS/FTM3_FAULT	Event 7	M3	IO	DVDD	–
EVT8_B/IIC4_SDA/GPIO4_13/ USB3_PWRFAULT/FTM3_EXTCLK	Event 8	N3	IO	DVDD	–
<b>DFT</b>					
JTAG_BSR_VSEL	An IEEE 1149.1 JTAG Compliance Enable pin. 0: normal operation. 1: To be compliant to the 1149.1 specification for boundary scan functions. The JTAG compliant state is documented in the BSDL.	J19	I	OVDD	24, 25
SCAN_MODE_B	Reserved	H19	I	OVDD	10, 25

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
TBSCAN_EN_B	An IEEE 1149.1 JTAG Compliance Enable pin. 0: To be compliant to the 1149.1 specification for boundary scan functions. The JTAG compliant state is documented in the BSDL. 1: JTAG connects to DAP controller for the Arm core debug.	F19	I	OVDD	20, 25
TEST_SEL_B	Reserved	F20	I	OVDD	19, 25
<b>JTAG</b>					
TCK	Test Clock	E18	I	OVDD	–
TDI	Test Data In	G17	I	OVDD	9
TDO	Test Data Out	E20	O	OVDD	2
TMS	Test Mode Select	G18	I	OVDD	9
TRST_B	Test Reset	E19	I	OVDD	9
<b>Analog Signals</b>					
D1_TPA	DDR Controller 1 Test Point Analog	F21	IO		12
FA_ANALOG_G_V	Reserved	AG21	IO		15
FA_ANALOG_PIN	Reserved	AD21	IO		15
TD1_ANODE	Thermal diode anode	J13	IO		17
TD1_CATHODE	Thermal diode cathode	H13	IO		17
TH_TPA	Thermal Test Point Analog	H8	-	-	12
<b>SerDes 1</b>					
SD1_IMP_CAL_RX	SerDes Receive Impedance Calibration	Y11	I	SVDD	11
SD1_IMP_CAL_TX	SerDes Transmit Impedance Calibration	AA6	I	XVDD	16
SD1_PLL1_TPA	SerDes PLL 1 Test Point Analog	AF12	O	AVDD_SD1_PLL1	12
SD1_PLL1_TPD	SerDes Test Point Digital	AF13	O	XVDD	12
SD1_PLL2_TPA	SerDes PLL 2 Test Point Analog	AF5	O	AVDD_SD1_PLL2	12
SD1_PLL2_TPD	SerDes Test Point Digital	AB5	O	XVDD	12
SD1_REF_CLK1_N	SerDes PLL 1 Reference Clock Complement	AH13	I	SVDD	–
SD1_REF_CLK1_P	SerDes PLL 1 Reference Clock	AG13	I	SVDD	–
SD1_REF_CLK2_N	SerDes PLL 2 Reference Clock Complement	AB8	I	SVDD	–
SD1_REF_CLK2_P	SerDes PLL 2 Reference Clock	AA8	I	SVDD	–
SD1_RX0_N	SerDes Receive Data (negative)	AH6	I	SVDD	–
SD1_RX0_P	SerDes Receive Data (positive)	AG6	I	SVDD	–
SD1_RX1_N	SerDes Receive Data (negative)	AH8	I	SVDD	–
SD1_RX1_P	SerDes Receive Data (positive)	AG8	I	SVDD	–
SD1_RX2_N	SerDes Receive Data (negative)	AH10	I	SVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
SD1_RX2_P	SerDes Receive Data (positive)	AG10	I	SVDD	–
SD1_RX3_N	SerDes Receive Data (negative)	AH11	I	SVDD	–
SD1_RX3_P	SerDes Receive Data (positive)	AG11	I	SVDD	–
SD1_TX0_N	SerDes Transmit Data (negative)	AE6	O	XVDD	–
SD1_TX0_P	SerDes Transmit Data (positive)	AD6	O	XVDD	–
SD1_TX1_N	SerDes Transmit Data (negative)	AE8	O	XVDD	–
SD1_TX1_P	SerDes Transmit Data (positive)	AD8	O	XVDD	–
SD1_TX2_N	SerDes Transmit Data (negative)	AE10	O	XVDD	–
SD1_TX2_P	SerDes Transmit Data (positive)	AD10	O	XVDD	–
SD1_TX3_N	SerDes Transmit Data (negative)	AE11	O	XVDD	–
SD1_TX3_P	SerDes Transmit Data (positive)	AD11	O	XVDD	–
<b>SerDes 2</b>					
SD2_IMP_CAL_RX	SerDes Receive Impedance Calibration	Y12	I	SVDD	11
SD2_IMP_CAL_TX	SerDes Transmit Impedance Calibration	Y20	I	XVDD	16
SD2_PLL1_TPA	SerDes PLL 1 Test Point Analog	AF14	O	AVDD_SD2_PLL1	12
SD2_PLL1_TPD	SerDes Test Point Digital	AC13	O	XVDD	12
SD2_PLL2_TPA	SerDes PLL 2 Test Point Analog	AF20	O	AVDD_SD2_PLL2	12
SD2_PLL2_TPD	SerDes Test Point Digital	AA20	O	XVDD	12
SD2_REF_CLK1_N	SerDes PLL 1 Reference Clock Complement	AE13	I	SVDD	–
SD2_REF_CLK1_P	SerDes PLL 1 Reference Clock	AD13	I	SVDD	–
SD2_REF_CLK2_N	SerDes PLL 2 Reference Clock Complement	AB19	I	SVDD	–
SD2_REF_CLK2_P	SerDes PLL 2 Reference Clock	AB18	I	SVDD	–
SD2_RX0_N	SerDes Receive Data (negative)	AH15	I	SVDD	–
SD2_RX0_P	SerDes Receive Data (positive)	AG15	I	SVDD	–
SD2_RX1_N	SerDes Receive Data (negative)	AH16	I	SVDD	–
SD2_RX1_P	SerDes Receive Data (positive)	AG16	I	SVDD	–
SD2_RX2_N	SerDes Receive Data (negative)	AH18	I	SVDD	–
SD2_RX2_P	SerDes Receive Data (positive)	AG18	I	SVDD	–
SD2_RX3_N	SerDes Receive Data (negative)	AH19	I	SVDD	–
SD2_RX3_P	SerDes Receive Data (positive)	AG19	I	SVDD	–
SD2_TX0_N	SerDes Transmit Data (negative)	AE15	O	XVDD	–
SD2_TX0_P	SerDes Transmit Data (positive)	AD15	O	XVDD	–
SD2_TX1_N	SerDes Transmit Data (negative)	AE16	O	XVDD	–
SD2_TX1_P	SerDes Transmit Data (positive)	AD16	O	XVDD	–
SD2_TX2_N	SerDes Transmit Data (negative)	AE18	O	XVDD	–
SD2_TX2_P	SerDes Transmit Data (positive)	AD18	O	XVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
SD2_TX3_N	SerDes Transmit Data (negative)	AE19	O	XVDD	–
SD2_TX3_P	SerDes Transmit Data (positive)	AD19	O	XVDD	–
<b>USB3 PHY #1</b>					
USB1_D_M	USB PHY HS Data (-)	E6	IO	-	–
USB1_D_P	USB PHY HS Data (+)	F6	IO	-	–
USB1_ID	USB PHY ID Detect	F5	I	-	–
USB1_RESREF	USB PHY Impedance Calibration	G3	IO	-	18
USB1_RX_M	USB PHY SS Receive Data (-)	E4	I	-	–
USB1_RX_P	USB PHY SS Receive Data (+)	E3	I	-	–
USB1_TX_M	USB PHY SS Transmit Data (-)	F2	O	-	–
USB1_TX_P	USB PHY SS Transmit Data (+)	F1	O	-	–
USB1_VBUS	USB PHY VBUS	E7	I	-	–
<b>USB3 PHY #2</b>					
USB2_D_M	USB PHY HS Data (-)	C6	IO	-	–
USB2_D_P	USB PHY HS Data (+)	D6	IO	-	–
USB2_ID	USB PHY ID Detect	D5	I	-	–
USB2_RESREF	USB PHY Impedance Calibration	G4	IO	-	18
USB2_RX_M	USB PHY SS Receive Data (-)	C4	I	-	–
USB2_RX_P	USB PHY SS Receive Data (+)	C3	I	-	–
USB2_TX_M	USB PHY SS Transmit Data (-)	D2	O	-	–
USB2_TX_P	USB PHY SS Transmit Data (+)	D1	O	-	–
USB2_VBUS	USB PHY VBUS	C7	I	-	–
<b>USB PHY #3</b>					
USB3_D_M	USB PHY HS Data (-)	A6	IO	-	–
USB3_D_P	USB PHY HS Data (+)	B6	IO	-	–
USB3_ID	USB PHY ID Detect	B5	I	-	–
USB3_RESREF	USB PHY Impedance Calibration	G5	IO	-	18
USB3_RX_M	USB PHY SS Receive Data (-)	A4	I	-	–
USB3_RX_P	USB PHY SS Receive Data (+)	A3	I	-	–
USB3_TX_M	USB PHY SS Transmit Data (-)	B2	O	-	–
USB3_TX_P	USB PHY SS Transmit Data (+)	B1	O	-	–
USB3_VBUS	USB PHY VBUS	A7	I	-	–
<b>Ethernet Management Interface 1</b>					
EMI1_MDC/GPIO3_00	Management Data Clock	AG2	O	LVDD	1
EMI1_MDIO/GPIO3_01	Management Data In/Out	AF2	IO	LVDD	–
<b>Ethernet Management Interface 2</b>					
EMI2_MDC/GPIO4_00	Management Data Clock	AH4	O	TVDD	1
EMI2_MDIO/GPIO4_01	Management Data In/Out	AH3	IO	TVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
<b>Ethernet Controller 1</b>					
<b>EC1_GTX_CLK</b> /GPIO3_07/ FTM1_EXTCLK	Transmit Clock Out	W4	O	LVDD	1
<b>EC1_GTX_CLK125</b> /GPIO3_08	Reference Clock	AC3	I	LVDD	1
<b>EC1_RXD0</b> /GPIO3_12/ FTM1_CH0	Receive Data	AA2	I	LVDD	1
<b>EC1_RXD1</b> /GPIO3_11/ FTM1_CH1	Receive Data	AA1	I	LVDD	1
<b>EC1_RXD2</b> /GPIO3_10/ FTM1_CH6	Receive Data	Y1	I	LVDD	1
<b>EC1_RXD3</b> /GPIO3_09/ FTM1_CH4	Receive Data	W2	I	LVDD	1
<b>EC1_RX_CLK</b> /GPIO3_13/ FTM1_QD_PHA	Receive Clock	W1	I	LVDD	1
<b>EC1_RX_DV</b> /GPIO3_14/ FTM1_QD_PHB	Receive Data Valid	AB1	I	LVDD	1
<b>EC1_TXD0</b> /GPIO3_05/ FTM1_CH2	Transmit Data	AB3	O	LVDD	1
<b>EC1_TXD1</b> /GPIO3_04/ FTM1_CH3	Transmit Data	AA3	O	LVDD	1
<b>EC1_TXD2</b> /GPIO3_03/ FTM1_CH7	Transmit Data	Y4	O	LVDD	1
<b>EC1_TXD3</b> /GPIO3_02/ FTM1_CH5	Transmit Data	Y3	O	LVDD	1
<b>EC1_TX_EN</b> /GPIO3_06/ FTM1_FAULT	Transmit Enable	AB4	O	LVDD	1, 14
<b>Ethernet Controller 2</b>					
<b>EC2_GTX_CLK</b> /GPIO3_20/ FTM2_EXTCLK	Transmit Clock Out	AC4	O	LVDD	1
<b>EC2_GTX_CLK125</b> /GPIO3_21	Reference Clock	AG4	I	LVDD	1
<b>EC2_RXD0</b> /GPIO3_25/ TSEC_1588_TRIG_IN2/ FTM2_CH0	Receive Data	AE2	I	LVDD	1
<b>EC2_RXD1</b> /GPIO3_24/ TSEC_1588_PULSE_OUT1/ FTM2_CH1	Receive Data	AE1	I	LVDD	1
<b>EC2_RXD2</b> /GPIO3_23/ FTM2_CH6	Receive Data	AD1	I	LVDD	1
<b>EC2_RXD3</b> /GPIO3_22/ FTM2_CH4	Receive Data	AC2	I	LVDD	1
<b>EC2_RX_CLK</b> /GPIO3_26/ TSEC_1588_CLK_IN/ FTM2_QD_PHA	Receive Clock	AC1	I	LVDD	1
<b>EC2_RX_DV</b> /GPIO3_27/ TSEC_1588_TRIG_IN1/ FTM2_QD_PHB	Receive Data Valid	AF1	I	LVDD	1
<b>EC2_TXD0</b> /GPIO3_18/ TSEC_1588_PULSE_OUT2/ FTM2_CH2	Transmit Data	AF3	O	LVDD	1
<b>EC2_TXD1</b> /GPIO3_17/ TSEC_1588_CLK_OUT/ FTM2_CH3	Transmit Data	AE4	O	LVDD	1
<b>EC2_TXD2</b> /GPIO3_16/ TSEC_1588_ALARM_OUT1/ FTM2_CH7	Transmit Data	AE3	O	LVDD	1
<b>EC2_TXD3</b> /GPIO3_15/ TSEC_1588_ALARM_OUT2/ FTM2_CH5	Transmit Data	AD3	O	LVDD	1
<b>EC2_TX_EN</b> /GPIO3_19/ FTM2_FAULT	Transmit Enable	AG3	O	LVDD	1, 14
<b>USB</b>					
<b>USB2_DRVVBUS</b> / <b>IIC3_SCL</b> / GPIO4_10/EVT5_B/ FTM8_CH0	DRV VBus	L4	O	DVDD	1

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
USB2_PWRFAULT/IIC3_SDA/ GPIO4_11/EVT6_B/ FTM8_CH1	PWR Fault	M4	I	DVDD	1
USB3_DRVVBUS/IIC4_SCL/ GPIO4_12/EVT7_B/ FTM3_FAULT	DRV Bus	M3	O	DVDD	1
USB3_PWRFAULT/IIC4_SDA/ GPIO4_13/EVT8_B/ FTM3_EXTCLK	PWR Fault	N3	I	DVDD	1
<b>USB_DRVVBUS</b> /GPIO4_29	USB_DRVVBUS	H6	O	DVDD	1
<b>USB_PWRFAULT</b> /GPIO4_30	USB_PWRFAULT	G6	I	DVDD	1
<b>DSYSCLK</b>					
<b>DIFF_SYSCLK</b>	Single Source System Clock Differential (positive)	AA13	I	OVDD	21
<b>DIFF_SYSCLK_B</b>	Single Source System Clock Differential (negative)	AB13	I	OVDD	21
<b>Power-On-Reset Configuration</b>					
cfg_dram_type/ <b>IFC_A21</b> / QSPI_B_SCK	Power-on-Reset Configuration	C11	I	OVDD	1, 15
cfg_eng_use0/ <b>IFC_WE0_B</b>	Power-on-Reset Configuration	C15	I	OVDD	1, 4, 26
cfg_eng_use1/ <b>IFC_OE_B</b>	Power-on-Reset Configuration	C18	I	OVDD	1, 4
cfg_eng_use2/ <b>IFC_WP0_B</b>	Power-on-Reset Configuration	D19	I	OVDD	1, 4
cfg_gpinput0/ <b>IFC_AD00</b>	Power-on-Reset Configuration	B8	I	OVDD	1, 4
cfg_gpinput1/ <b>IFC_AD01</b>	Power-on-Reset Configuration	A8	I	OVDD	1, 4
cfg_gpinput2/ <b>IFC_AD02</b>	Power-on-Reset Configuration	B9	I	OVDD	1, 4
cfg_gpinput3/ <b>IFC_AD03</b>	Power-on-Reset Configuration	A9	I	OVDD	1, 4
cfg_gpinput4/ <b>IFC_AD04</b>	Power-on-Reset Configuration	A10	I	OVDD	1, 4
cfg_gpinput5/ <b>IFC_AD05</b>	Power-on-Reset Configuration	B11	I	OVDD	1, 4
cfg_gpinput6/ <b>IFC_AD06</b>	Power-on-Reset Configuration	A11	I	OVDD	1, 4
cfg_gpinput7/ <b>IFC_AD07</b>	Power-on-Reset Configuration	B12	I	OVDD	1, 4
cfg_ifc_te/ <b>IFC_TE</b>	Power-on-Reset Configuration	E14	I	OVDD	1, 4
cfg_rcw_src0/ <b>IFC_AD08</b>	Power-on-Reset Configuration	A12	I	OVDD	1, 4
cfg_rcw_src1/ <b>IFC_AD09</b>	Power-on-Reset Configuration	A13	I	OVDD	1, 4
cfg_rcw_src2/ <b>IFC_AD10</b>	Power-on-Reset Configuration	B14	I	OVDD	1, 4
cfg_rcw_src3/ <b>IFC_AD11</b>	Power-on-Reset Configuration	A14	I	OVDD	1, 4
cfg_rcw_src4/ <b>IFC_AD12</b>	Power-on-Reset Configuration	B15	I	OVDD	1, 4
cfg_rcw_src5/ <b>IFC_AD13</b>	Power-on-Reset Configuration	A15	I	OVDD	1, 4
cfg_rcw_src6/ <b>IFC_AD14</b>	Power-on-Reset Configuration	A16	I	OVDD	1, 4
cfg_rcw_src7/ <b>IFC_AD15</b>	Power-on-Reset Configuration	A17	I	OVDD	1, 4
cfg_rcw_src8/ <b>IFC_CLE</b>	Power-on-Reset Configuration	C19	I	OVDD	1, 4
<b>QSPI</b>					
QSPI_A_CS0/ <b>IFC_A16</b>	Chip Select	D8	O	OVDD	1, 5
QSPI_A_CS1/ <b>IFC_A17</b>	CS1	C8	O	OVDD	1, 5
QSPI_A_DATA0/ <b>IFC_A22</b> / IFC_WP1_B	DATA0	D11	IO	OVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
QSPI_A_DATA1/ <b>IFC_A23</b> / IFC_WP2_B	DATA1	C12	IO	OVDD	–
QSPI_A_DATA2/ <b>IFC_A24</b> / IFC_WP3_B	DATA2	D13	IO	OVDD	–
QSPI_A_DATA3/ <b>IFC_A25</b> / GPIO2_25/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	DATA3	C13	IO	OVDD	–
QSPI_A_SCK/ <b>IFC_A18</b>	SCK	C9	O	OVDD	1, 5
QSPI_B_CS0/ <b>IFC_A19</b>	Chip Select	D10	O	OVDD	1, 5
QSPI_B_CS1/ <b>IFC_A20</b>	CS1	C10	O	OVDD	1, 5
QSPI_B_DATA0/ <b>IFC_PAR0</b> / GPIO2_13/FTM6_CH0	DATA0	B18	IO	OVDD	–
QSPI_B_DATA1/ <b>IFC_PAR1</b> / GPIO2_14/FTM6_CH1	DATA1	D17	IO	OVDD	–
QSPI_B_DATA2/ <b>FC_PERR_B</b> / GPIO2_15/ FTM6_EXTCLK	DATA2	E17	IO	OVDD	–
QSPI_B_DATA3/ <b>IFC_CS3_B</b> / GPIO2_12/FTM7_EXTCLK	DATA3	C20	IO	OVDD	–
QSPI_B_SCK/ <b>IFC_A21</b> / cfg_dram_type	SCK	C11	O	OVDD	1, 15
<b>General Purpose Input/Output</b>					
<b>GPIO1_13/ASLEEP</b>	General Purpose Input/Output	E9	O	OVDD	1
<b>GPIO1_14/RTC</b>	General Purpose Input/Output	F17	IO	OVDD	–
GPIO1_15/ <b>UART1_SOUT</b>	General Purpose Input/Output	H1	IO	DVDD	–
GPIO1_16/ <b>UART2_SOUT</b> / LPUART1_SOUT/FTM4_CH0	General Purpose Input/Output	L2	IO	DVDD	–
GPIO1_17/ <b>UART1_SIN</b>	General Purpose Input/Output	H2	IO	DVDD	–
GPIO1_18/ <b>UART2_SIN</b> / FTM4_CH1/LPUART1_SIN	General Purpose Input/Output	K1	IO	DVDD	–
GPIO1_19/ <b>UART1_RTS_B</b> / UART3_SOUT/ LPUART2_SOUT/FTM4_CH2	General Purpose Input/Output	J2	IO	DVDD	–
GPIO1_20/ <b>UART2_RTS_B</b> / UART4_SOUT/ LPUART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	General Purpose Input/Output	L1	IO	DVDD	–
GPIO1_21/ <b>UART1_CTS_B</b> / UART3_SIN/FTM4_CH4/ LPUART2_SIN	General Purpose Input/Output	J1	IO	DVDD	–
GPIO1_22/ <b>UART2_CTS_B</b> / UART4_SIN/FTM4_CH5/ LPUART1_CTS_B/ LPUART4_SIN	General Purpose Input/Output	M2	IO	DVDD	–
GPIO1_23/ <b>IRQ03</b> /FTM3_CH7	General Purpose Input/Output	J3	IO	DVDD	–
GPIO1_24/ <b>IRQ04</b> /FTM3_CH0	General Purpose Input/Output	J4	IO	DVDD	–
GPIO1_25/ <b>IRQ05</b> /FTM3_CH1	General Purpose Input/Output	J5	IO	DVDD	–
GPIO1_26/ <b>IRQ06</b> /FTM3_CH2	General Purpose Input/Output	K5	IO	DVDD	–
GPIO1_27/ <b>IRQ07</b> /FTM3_CH3	General Purpose Input/Output	L5	IO	DVDD	–
GPIO1_28/ <b>IRQ08</b> /FTM3_CH4	General Purpose Input/Output	M5	IO	DVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GPIO1_29/ <b>IRQ09</b> /FTM3_CH5	General Purpose Input/Output	N5	IO	DVDD	–
GPIO1_30/ <b>IRQ10</b> /FTM3_CH6	General Purpose Input/Output	P4	IO	DVDD	–
GPIO1_31/ <b>IRQ11</b>	General Purpose Input/Output	W3	IO	LVDD	–
GPIO2_00/ <b>SPI_PCS0</b> / SDHC_DAT4/SDHC_VS	General Purpose Input/Output	U1	IO	OVDD	–
GPIO2_01/ <b>SPI_PCS1</b> / SDHC_DAT5/ SDHC_CMD_DIR	General Purpose Input/Output	R3	IO	OVDD	–
GPIO2_02/ <b>SPI_PCS2</b> / SDHC_DAT6/ SDHC_DAT0_DIR	General Purpose Input/Output	T3	IO	OVDD	–
GPIO2_03/ <b>SPI_PCS3</b> / SDHC_DAT7/ SDHC_DAT123_DIR	General Purpose Input/Output	V1	IO	OVDD	–
GPIO2_04/ <b>SDHC_CMD</b> / LPUART3_SOUT/FTM4_CH6	General Purpose Input/Output	P2	IO	EVDD	–
GPIO2_05/ <b>SDHC_DAT0</b> / FTM4_CH7/LPUART3_SIN	General Purpose Input/Output	P1	IO	EVDD	–
GPIO2_06/ <b>SDHC_DAT1</b> / LPUART5_SOUT/ FTM4_FAULT/ LPUART2_RTS_B	General Purpose Input/Output	R2	IO	EVDD	–
GPIO2_07/ <b>SDHC_DAT2</b> / LPUART2_CTS_B/ LPUART5_SIN/ FTM4_EXTCLK	General Purpose Input/Output	R1	IO	EVDD	–
GPIO2_08/ <b>SDHC_DAT3</b> / LPUART6_SOUT/ FTM4_QD_PHA/ LPUART3_RTS_B	General Purpose Input/Output	T1	IO	EVDD	–
GPIO2_09/ <b>SDHC_CLK</b> / LPUART3_CTS_B/ LPUART6_SIN/ FTM4_QD_PHB	General Purpose Input/Output	P3	IO	EVDD	–
GPIO2_10/ <b>IFC_CS1_B</b> / FTM7_CH0	General Purpose Input/Output	A19	IO	OVDD	–
GPIO2_11/ <b>IFC_CS2_B</b> / FTM7_CH1	General Purpose Input/Output	D20	IO	OVDD	–
GPIO2_12/ <b>IFC_CS3_B</b> / QSPI_B_DATA3/ FTM7_EXTCLK	General Purpose Input/Output	C20	IO	OVDD	–
GPIO2_13/ <b>IFC_PAR0</b> / QSPI_B_DATA0/FTM6_CH0	General Purpose Input/Output	B18	IO	OVDD	–
GPIO2_14/ <b>IFC_PAR1</b> / QSPI_B_DATA1/FTM6_CH1	General Purpose Input/Output	D17	IO	OVDD	–
GPIO2_15/ <b>IFC_PERR_B</b> / QSPI_B_DATA2/ FTM6_EXTCLK	General Purpose Input/Output	E17	IO	OVDD	–
GPIO2_25/ <b>IFC_A25</b> / QSPI_A_DATA3/FTM5_CH0/ IFC_CS4_B/IFC_RB2_B	General Purpose Input/Output	C13	IO	OVDD	–
GPIO2_26/ <b>IFC_A26</b> / FTM5_CH1/IFC_CS5_B/ IFC_RB3_B	General Purpose Input/Output	D14	IO	OVDD	–
GPIO2_27/ <b>IFC_A27</b> / FTM5_EXTCLK/IFC_CS6_B	General Purpose Input/Output	C14	IO	OVDD	–
GPIO3_00/ <b>EMI1_MDC</b>	General Purpose Input/Output	AG2	IO	LVDD	–
GPIO3_01/ <b>EMI1_MDIO</b>	General Purpose Input/Output	AF2	IO	LVDD	–
GPIO3_02/ <b>EC1_TXD3</b> / FTM1_CH5	General Purpose Input/Output	Y3	IO	LVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GPIO3_03/EC1_TXD2/ FTM1_CH7	General Purpose Input/Output	Y4	IO	LVDD	–
GPIO3_04/EC1_TXD1/ FTM1_CH3	General Purpose Input/Output	AA3	IO	LVDD	–
GPIO3_05/EC1_TXD0/ FTM1_CH2	General Purpose Input/Output	AB3	IO	LVDD	–
GPIO3_06/EC1_TX_EN/ FTM1_FAULT	General Purpose Input/Output	AB4	IO	LVDD	–
GPIO3_07/EC1_GTX_CLK/ FTM1_EXTCLK	General Purpose Input/Output	W4	IO	LVDD	–
GPIO3_08/EC1_GTX_CLK125	General Purpose Input/Output	AC3	IO	LVDD	–
GPIO3_09/EC1_RXD3/ FTM1_CH4	General Purpose Input/Output	W2	IO	LVDD	–
GPIO3_10/EC1_RXD2/ FTM1_CH6	General Purpose Input/Output	Y1	IO	LVDD	–
GPIO3_11/EC1_RXD1/ FTM1_CH1	General Purpose Input/Output	AA1	IO	LVDD	–
GPIO3_12/EC1_RXD0/ FTM1_CH0	General Purpose Input/Output	AA2	IO	LVDD	–
GPIO3_13/EC1_RX_CLK/ FTM1_QD_PHA	General Purpose Input/Output	W1	IO	LVDD	–
GPIO3_14/EC1_RX_DV/ FTM1_QD_PHB	General Purpose Input/Output	AB1	IO	LVDD	–
GPIO3_15/EC2_TXD3/ TSEC_1588_ALARM_OUT2/ FTM2_CH5	General Purpose Input/Output	AD3	IO	LVDD	–
GPIO3_16/EC2_TXD2/ TSEC_1588_ALARM_OUT1/ FTM2_CH7	General Purpose Input/Output	AE3	IO	LVDD	–
GPIO3_17/EC2_TXD1/ TSEC_1588_CLK_OUT/ FTM2_CH3	General Purpose Input/Output	AE4	IO	LVDD	–
GPIO3_18/EC2_TXD0/ TSEC_1588_PULSE_OUT2/ FTM2_CH2	General Purpose Input/Output	AF3	IO	LVDD	–
GPIO3_19/EC2_TX_EN/ FTM2_FAULT	General Purpose Input/Output	AG3	IO	LVDD	–
GPIO3_20/EC2_GTX_CLK/ FTM2_EXTCLK	General Purpose Input/Output	AC4	IO	LVDD	–
GPIO3_21/EC2_GTX_CLK125	General Purpose Input/Output	AG4	IO	LVDD	–
GPIO3_22/EC2_RXD3/ FTM2_CH4	General Purpose Input/Output	AC2	IO	LVDD	–
GPIO3_23/EC2_RXD2/ FTM2_CH6	General Purpose Input/Output	AD1	IO	LVDD	–
GPIO3_24/EC2_RXD1/ TSEC_1588_PULSE_OUT1/ FTM2_CH1	General Purpose Input/Output	AE1	IO	LVDD	–
GPIO3_25/EC2_RXD0/ TSEC_1588_TRIG_IN2/ FTM2_CH0	General Purpose Input/Output	AE2	IO	LVDD	–
GPIO3_26/EC2_RX_CLK/ TSEC_1588_CLK_IN/ FTM2_QD_PHA	General Purpose Input/Output	AC1	IO	LVDD	–
GPIO3_27/EC2_RX_DV/ TSEC_1588_TRIG_IN1/ FTM2_QD_PHB	General Purpose Input/Output	AF1	IO	LVDD	–
GPIO4_00/EMI2_MDC	General Purpose Input/Output	AH4	IO	TVDD	–
GPIO4_01/EMI2_MDIO	General Purpose Input/Output	AH3	IO	TVDD	–
GPIO4_10/IIC3_SCL/EVT5_B/ USB2_DRVVBUS/FTM8_CH0	General Purpose Input/Output	L4	IO	DVDD	–
GPIO4_11/IIC3_SDA/EVT6_B/ USB2_PWRFAULT/ FTM8_CH1	General Purpose Input/Output	M4	IO	DVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GPIO4_12/IIC4_SCL/EVT7_B/ USB3_DRVVBUS/ FTM3_FAULT	General Purpose Input/Output	M3	IO	DVDD	–
GPIO4_13/IIC4_SDA/EVT8_B/ USB3_PWRFAULT/ FTM3_EXTCLK	General Purpose Input/Output	N3	IO	DVDD	–
GPIO4_2/IIC2_SCL/ SDHC_CD_B/FTM3_QD_PHA	General Purpose Input/Output	K3	IO	DVDD	–
GPIO4_29/USB_DRVVBUS	General Purpose Input/Output	H6	IO	DVDD	–
GPIO4_3/IIC2_SDA/ SDHC_WP/FTM3_QD_PHB	General Purpose Input/Output	L3	IO	DVDD	–
GPIO4_30/USB_PWRFAULT	General Purpose Input/Output	G6	IO	DVDD	–
<b>Frequency Timer Module</b>					
FTM1_CH0/EC1_RXD0/ GPIO3_12	Channel 0	AA2	IO	LVDD	–
FTM1_CH1/EC1_RXD1/ GPIO3_11	Channel 1	AA1	IO	LVDD	–
FTM1_CH2/EC1_TXD0/ GPIO3_05	Channel 2	AB3	IO	LVDD	–
FTM1_CH3/EC1_TXD1/ GPIO3_04	Channel 3	AA3	IO	LVDD	–
FTM1_CH4/EC1_RXD3/ GPIO3_09	Channel 4	W2	IO	LVDD	–
FTM1_CH5/EC1_TXD3/ GPIO3_02	Channel 5	Y3	IO	LVDD	–
FTM1_CH6/EC1_RXD2/ GPIO3_10	Channel 6	Y1	IO	LVDD	–
FTM1_CH7/EC1_TXD2/ GPIO3_03	Channel 7	Y4	IO	LVDD	–
FTM1_EXTCLK/ EC1_GTX_CLK/GPIO3_07	External Clock	W4	I	LVDD	1
FTM1_FAULT/EC1_TX_EN/ GPIO3_06	Fault	AB4	I	LVDD	1
FTM1_QD_PHA/ EC1_RX_CLK/GPIO3_13	Phase A	W1	I	LVDD	1
FTM1_QD_PHB/EC1_RX_DV/ GPIO3_14	Phase B	AB1	I	LVDD	1
FTM2_CH0/EC2_RXD0/ GPIO3_25/ TSEC_1588_TRIG_IN2	Channel 0	AE2	IO	LVDD	–
FTM2_CH1/EC2_RXD1/ GPIO3_24/ TSEC_1588_PULSE_OUT1	Channel 1	AE1	IO	LVDD	–
FTM2_CH2/EC2_TXD0/ GPIO3_18/ TSEC_1588_PULSE_OUT2	Channel 2	AF3	IO	LVDD	–
FTM2_CH3/EC2_TXD1/ GPIO3_17/ TSEC_1588_CLK_OUT	Channel 3	AE4	IO	LVDD	–
FTM2_CH4/EC2_RXD3/ GPIO3_22	Channel 4	AC2	IO	LVDD	–
FTM2_CH5/EC2_TXD3/ GPIO3_15/ TSEC_1588_ALARM_OUT2	Channel 5	AD3	IO	LVDD	–
FTM2_CH6/EC2_RXD2/ GPIO3_23	Channel 6	AD1	IO	LVDD	–
FTM2_CH7/EC2_TXD2/ GPIO3_16/ TSEC_1588_ALARM_OUT1	Channel 7	AE3	IO	LVDD	–
FTM2_EXTCLK/EC2_GTX_CLK/ GPIO3_20	External Clock	AC4	I	LVDD	1
FTM2_FAULT/EC2_TX_EN/ GPIO3_19	Fault	AG3	I	LVDD	1

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
FTM2_QD_PHA/C2_RX_CLK/ GPIO3_26/TSEC_1588_CLK_IN	Phase A	AC1	I	LVDD	1
FTM2_QD_PHB/EC2_RX_DV/ GPIO3_27/TSEC_1588_TRIG_IN1	Phase B	AF1	I	LVDD	1
FTM3_CH0/IRQ04/GPIO1_24	Channel 0	J4	IO	DVDD	–
FTM3_CH1/IRQ05/GPIO1_25	Channel 1	J5	IO	DVDD	–
FTM3_CH2/IRQ06/GPIO1_26	Channel 2	K5	IO	DVDD	–
FTM3_CH3/IRQ07/GPIO1_27	Channel 3	L5	IO	DVDD	–
FTM3_CH4/IRQ08/GPIO1_28	Channel 4	M5	IO	DVDD	–
FTM3_CH5/IRQ09/GPIO1_29	Channel 5	N5	IO	DVDD	–
FTM3_CH6/IRQ10/GPIO1_30	Channel 6	P4	IO	DVDD	–
FTM3_CH7/IRQ03/GPIO1_23	Channel 7	J3	IO	DVDD	–
FTM3_EXTCLK/IIC4_SDA/ GPIO4_13/EVT8_B/ USB3_PWRFAULT	External Clock	N3	I	DVDD	1
FTM3_FAULT/IIC4_SCL/ GPIO4_12/EVT7_B/ USB3_DRVVBUS	Fault	M3	I	DVDD	1
FTM3_QD_PHA/IIC2_SCL/ GPIO4_2/SDHC_CD_B	Phase A	K3	I	DVDD	1
FTM3_QD_PHB/IIC2_SDA/ GPIO4_3/SDHC_WP	Phase B	L3	I	DVDD	1
FTM4_CH0/UART2_SOUT/ GPIO1_16/LPUART1_SOUT	Channel 0	L2	IO	DVDD	–
FTM4_CH1/UART2_SIN/ GPIO1_18/LPUART1_SIN	Channel 1	K1	IO	DVDD	–
FTM4_CH2/UART1_RTS_B/ GPIO1_19/UART3_SOUT/ LPUART2_SOUT	Channel 2	J2	IO	DVDD	–
FTM4_CH3/UART2_RTS_B/ GPIO1_20/UART4_SOUT/ LPUART4_SOUT/ LPUART1_RTS_B	Channel 3	L1	IO	DVDD	–
FTM4_CH4/UART1_CTS_B/ GPIO1_21/UART3_SIN/ LPUART2_SIN	Channel 4	J1	IO	DVDD	–
FTM4_CH5/UART2_CTS_B/ GPIO1_22/UART4_SIN/ LPUART1_CTS_B/ LPUART4_SIN	Channel 5	M2	IO	DVDD	–
FTM4_CH6/SDHC_CMD/ GPIO2_04/LPUART3_SOUT	Channel 6	P2	IO	EVDD	–
FTM4_CH7/SDHC_DAT0/ GPIO2_05/LPUART3_SIN	Channel 7	P1	IO	EVDD	–
FTM4_EXTCLK/SDHC_DAT2/ GPIO2_07/LPUART2_CTS_B/ LPUART5_SIN	External Clock	R1	I	EVDD	1
FTM4_FAULT/SDHC_DAT1/ GPIO2_06/LPUART5_SOUT/ LPUART2_RTS_B	Fault	R2	I	EVDD	1
FTM4_QD_PHA/SDHC_DAT3/ GPIO2_08/LPUART6_SOUT/ LPUART3_RTS_B	Phase A	T1	I	EVDD	1

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
FTM4_QD_PHB/SDHC_CLK/ GPIO2_09/LPUART3_CTS_B/ LPUART6_SIN	Phase B	P3	I	EVDD	1
FTM5_CH0/IFC_A25/ GPIO2_25/QSPI_A_DATA3/ IFC_CS4_B/IFC_RB2_B	Channel 0	C13	IO	OVDD	–
FTM5_CH1/IFC_A26/ GPIO2_26/IFC_CS5_B/ IFC_RB3_B	Channel 1	D14	IO	OVDD	–
FTM5_EXTCLK/IFC_A27/ GPIO2_27/IFC_CS6_B	External Clock	C14	I	OVDD	1
FTM6_CH0/IFC_PAR0/ GPIO2_13/QSPI_B_DATA0	Channel 0	B18	IO	OVDD	–
FTM6_CH1/IFC_PAR1/ GPIO2_14/QSPI_B_DATA1	Channel 1	D17	IO	OVDD	–
FTM6_EXTCLK/IFC_PERR_B/ GPIO2_15/QSPI_B_DATA2	External Clock	E17	I	OVDD	1
FTM7_CH0/IFC_CS1_B/ GPIO2_10	Channel 0	A19	IO	OVDD	–
FTM7_CH1/IFC_CS2_B/ GPIO2_11	Channel 1	D20	IO	OVDD	–
FTM7_EXTCLK/IFC_CS3_B/ GPIO2_12/QSPI_B_DATA3	External Clock	C20	I	OVDD	1
FTM8_CH0/IIC3_SCL/ GPIO4_10/EVT5_B/ USB2_DRVVBUS	Channel 0	L4	IO	DVDD	–
FTM8_CH1/IIC3_SDA/ GPIO4_11/EVT6_B/ USB2_PWRFAULT	Channel 1	M4	IO	DVDD	–
<b>LPUART</b>					
LPUART1_CTS_B/ <b>UART2_CTS_B</b> /GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART4_SIN	Clear to send	M2	I	DVDD	1
LPUART1_RTS_B/ <b>UART2_RTS_B</b> /GPIO1_20/ UART4_SOUT/ LPUART4_SOUT/FTM4_CH3	Request to send	L1	O	DVDD	1
LPUART1_SIN/ <b>UART2_SIN</b> / GPIO1_18/FTM4_CH1	Receive data	K1	I	DVDD	1
LPUART1_SOUT/ <b>UART2_SOUT</b> /GPIO1_16/ FTM4_CH0	Transmit data	L2	IO	DVDD	–
LPUART2_CTS_B/ <b>SDHC_DAT2</b> /GPIO2_07/	Clear to send	R1	I	EVDD	1
LPUART5_SIN/ FTM4_EXTCLK					
LPUART2_RTS_B/ <b>SDHC_DAT1</b> /GPIO2_06/ LPUART5_SOUT/ FTM4_FAULT	Request to send	R2	O	EVDD	1
LPUART2_SIN/ <b>UART1_CTS_B</b> /GPIO1_21/ UART3_SIN/FTM4_CH4	Receive data	J1	I	DVDD	1
LPUART2_SOUT/ <b>UART1_RTS_B</b> /GPIO1_19/ UART3_SOUT/FTM4_CH2	Transmit data	J2	IO	DVDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
LPUART3_CTS_B/ <b>SDHC_CLK</b> /GPIO2_09/ LPUART6_SIN/ FTM4_QD_PHB	Clear to send	P3	I	EVDD	1
LPUART3_RTS_B/ <b>SDHC_DAT3</b> /GPIO2_08/ LPUART6_SOUT/ FTM4_QD_PHA	Request to send	T1	O	EVDD	1
LPUART3_SIN/ <b>SDHC_DAT0</b> / GPIO2_05/FTM4_CH7	Receive data	P1	I	EVDD	1
LPUART3_SOUT/ <b>SDHC_CMD</b> /GPIO2_04/ FTM4_CH6	Transmit data	P2	IO	EVDD	–
LPUART4_SIN/ <b>UART2_CTS_B</b> /GPIO1_22/ UART4_SIN/FTM4_CH5/ LPUART1_CTS_B	Receive data	M2	I	DVDD	1
LPUART4_SOUT/ <b>UART2_RTS_B</b> /GPIO1_20/ UART4_SOUT/FTM4_CH3/ LPUART1_RTS_B	Transmit data	L1	IO	DVDD	–
LPUART5_SIN/SDHC_DAT2/ <b>GPIO2_07</b> /LPUART2_CTS_B/ FTM4_EXTCLK	Receive data	R1	I	EVDD	1
LPUART5_SOUT/ <b>SDHC_DAT1</b> /GPIO2_06/ FTM4_FAULT/ LPUART2_RTS_B	Transmit data	R2	IO	EVDD	–
LPUART6_SIN/ <b>SDHC_CLK</b> / GPIO2_09/LPUART3_CTS_B/ FTM4_QD_PHB	Receive data	P3	I	EVDD	1
LPUART6_SOUT/ <b>SDHC_DAT3</b> / GPIO2_08/FTM4_QD_PHA/ LPUART3_RTS_B	Transmit data	T1	IO	EVDD	–
<b>TSEC_1588</b>					
TSEC_1588_ALARM_OUT1/ <b>EC2_TXD2</b> /GPIO3_16/ FTM2_CH7	Alarm Out	AE3	O	LVDD	1
TSEC_1588_ALARM_OUT2/ <b>EC2_TXD3</b> /GPIO3_15/ FTM2_CH5	Alarm Out	AD3	O	LVDD	1
TSEC_1588_CLK_IN/ <b>EC2_RX_CLK</b> /GPIO3_26/ FTM2_QD_PHA	Clock In	AC1	I	LVDD	1
TSEC_1588_CLK_OUT/ <b>EC2_TXD1</b> /GPIO3_17/ FTM2_CH3	Clock Out	AE4	O	LVDD	1
TSEC_1588_PULSE_OUT1/ <b>EC2_RXD1</b> /GPIO3_24/ FTM2_CH1	Pulse Out	AE1	O	LVDD	1
TSEC_1588_PULSE_OUT2/ <b>EC2_TXD0</b> /GPIO3_18/ FTM2_CH2	Pulse Out	AF3	O	LVDD	1
TSEC_1588_TRIG_IN1/ <b>EC2_RX_DV</b> / GPIO3_27/ FTM2_QD_PHB	Trigger In	AF1	I	LVDD	1
TSEC_1588_TRIG_IN2/ <b>EC2_RXD0</b> /GPIO3_25/ FTM2_CH0	Trigger In	AE2	I	LVDD	1
<b>Power and Ground Signals</b>					
GND001	GND	A2	–	–	–
GND002	GND	A5	–	–	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GND003	GND	A21	–	–	–
GND004	GND	B3	–	–	–
GND005	GND	B4	–	–	–
GND006	GND	B7	–	–	–
GND007	GND	B10	–	–	–
GND008	GND	B13	–	–	–
GND009	GND	B16	–	–	–
GND010	GND	B19	–	–	–
GND011	GND	B21	–	–	–
GND012	GND	B24	–	–	–
GND013	GND	B26	–	–	–
GND014	GND	C1	–	–	–
GND015	GND	C2	–	–	–
GND016	GND	C5	–	–	–
GND017	GND	C21	–	–	–
GND018	GND	C27	–	–	–
GND019	GND	D3	–	–	–
GND020	GND	D4	–	–	–
GND021	GND	D7	–	–	–
GND022	GND	D9	–	–	–
GND023	GND	D12	–	–	–
GND024	GND	D15	–	–	–
GND025	GND	D18	–	–	–
GND026	GND	D21	–	–	–
GND027	GND	D24	–	–	–
GND028	GND	E1	–	–	–
GND029	GND	E2	–	–	–
GND030	GND	E5	–	–	–
GND031	GND	E21	–	–	–
GND032	GND	E26	–	–	–
GND033	GND	F3	–	–	–
GND034	GND	F4	–	–	–
GND035	GND	F7	–	–	–
GND036	GND	F14	–	–	–
GND037	GND	F16	–	–	–
GND038	GND	F18	–	–	–
GND039	GND	F24	–	–	–
GND040	GND	G1	–	–	–
GND041	GND	G2	–	–	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GND042	GND	G9	-	-	-
GND043	GND	G10	-	-	-
GND044	GND	G11	-	-	-
GND045	GND	G21	-	-	-
GND046	GND	G26	-	-	-
GND047	GND	H3	-	-	-
GND048	GND	H4	-	-	-
GND049	GND	H5	-	-	-
GND050	GND	H14	-	-	-
GND051	GND	H15	-	-	-
GND052	GND	H16	-	-	-
GND053	GND	H17	-	-	-
GND054	GND	H18	-	-	-
GND055	GND	H21	-	-	-
GND056	GND	H24	-	-	-
GND057	GND	J6	-	-	-
GND058	GND	J7	-	-	-
GND059	GND	J8	-	-	-
GND060	GND	J9	-	-	-
GND061	GND	J10	-	-	-
GND062	GND	J11	-	-	-
GND063	GND	J12	-	-	-
GND064	GND	J21	-	-	-
GND065	GND	J23	-	-	-
GND066	GND	J26	-	-	-
GND067	GND	K2	-	-	-
GND068	GND	K4	-	-	-
GND069	GND	K6	-	-	-
GND070	GND	K13	-	-	-
GND071	GND	K15	-	-	-
GND072	GND	K17	-	-	-
GND073	GND	K19	-	-	-
GND074	GND	K21	-	-	-
GND075	GND	L6	-	-	-
GND076	GND	L10	-	-	-
GND077	GND	L12	-	-	-
GND078	GND	L14	-	-	-
GND079	GND	L16	-	-	-
GND080	GND	L18	-	-	-
GND081	GND	L20	-	-	-

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GND082	GND	L23	–	–	–
GND083	GND	L26	–	–	–
GND084	GND	M6	–	–	–
GND085	GND	M9	–	–	–
GND086	GND	M11	–	–	–
GND087	GND	M13	–	–	–
GND088	GND	M15	–	–	–
GND089	GND	M17	–	–	–
GND090	GND	M19	–	–	–
GND091	GND	M21	–	–	–
GND092	GND	M23	–	–	–
GND093	GND	N2	–	–	–
GND094	GND	N4	–	–	–
GND095	GND	N6	–	–	–
GND096	GND	N8	–	–	–
GND097	GND	N10	–	–	–
GND098	GND	N12	–	–	–
GND099	GND	N14	–	–	–
GND100	GND	N16	–	–	–
GND101	GND	N18	–	–	–
GND102	GND	N20	–	–	–
GND103	GND	N23	–	–	–
GND104	GND	N26	–	–	–
GND105	GND	P6	–	–	–
GND106	GND	P9	–	–	–
GND107	GND	P11	–	–	–
GND108	GND	P13	–	–	–
GND109	GND	P15	–	–	–
GND110	GND	P17	–	–	–
GND111	GND	P19	–	–	–
GND112	GND	P23	–	–	–
GND113	GND	R5	–	–	–
GND114	GND	R8	–	–	–
GND115	GND	R10	–	–	–
GND116	GND	R12	–	–	–
GND117	GND	R14	–	–	–
GND118	GND	R16	–	–	–
GND119	GND	R18	–	–	–
GND120	GND	R20	–	–	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GND121	GND	R23	-	-	-
GND122	GND	R26	-	-	-
GND123	GND	T2	-	-	-
GND124	GND	T4	-	-	-
GND125	GND	T6	-	-	-
GND126	GND	T9	-	-	-
GND127	GND	T11	-	-	-
GND128	GND	T13	-	-	-
GND129	GND	T15	-	-	-
GND130	GND	T17	-	-	-
GND131	GND	T19	-	-	-
GND132	GND	T21	-	-	-
GND133	GND	T23	-	-	-
GND134	GND	T26	-	-	-
GND135	GND	U6	-	-	-
GND136	GND	U8	-	-	-
GND137	GND	U10	-	-	-
GND138	GND	U12	-	-	-
GND139	GND	U14	-	-	-
GND140	GND	U16	-	-	-
GND141	GND	U18	-	-	-
GND142	GND	U20	-	-	-
GND143	GND	U23	-	-	-
GND144	GND	V2	-	-	-
GND145	GND	V4	-	-	-
GND146	GND	V6	-	-	-
GND147	GND	V9	-	-	-
GND148	GND	V11	-	-	-
GND149	GND	V13	-	-	-
GND150	GND	V15	-	-	-
GND151	GND	V17	-	-	-
GND152	GND	V19	-	-	-
GND153	GND	V21	-	-	-
GND154	GND	V23	-	-	-
GND155	GND	V26	-	-	-
GND156	GND	W12	-	-	-
GND157	GND	W18	-	-	-
GND158	GND	W20	-	-	-
GND159	GND	W22	-	-	-
GND160	GND	Y2	-	-	-

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
GND161	GND	Y5	–	–	–
GND162	GND	Y13	–	–	–
GND163	GND	Y14	–	–	–
GND164	GND	Y21	–	–	–
GND165	GND	Y23	–	–	–
GND166	GND	Y26	–	–	–
GND167	GND	AA4	–	–	–
GND168	GND	AA14	–	–	–
GND169	GND	AA21	–	–	–
GND170	GND	AA24	–	–	–
GND171	GND	AB2	–	–	–
GND172	GND	AB12	–	–	–
GND173	GND	AB26	–	–	–
GND174	GND	AC21	–	–	–
GND175	GND	AC24	–	–	–
GND176	GND	AD2	–	–	–
GND177	GND	AD4	–	–	–
GND178	GND	AD26	–	–	–
GND179	GND	AE21	–	–	–
GND180	GND	AE24	–	–	–
GND181	GND	AF4	–	–	–
GND182	GND	AF21	–	–	–
GND183	GND	AF26	–	–	–
GND184	GND	AG1	–	–	–
GND185	GND	AG24	–	–	–
GND186	GND	AG26	–	–	–
GND187	GND	AH2	–	–	–
GND188	GND	AH21	–	–	–
SD_GND01	Serdes core logic GND	Y6	–	–	23
SD_GND02	Serdes core logic GND	Y7	–	–	23
SD_GND03	Serdes core logic GND	Y8	–	–	23
SD_GND04	Serdes core logic GND	Y9	–	–	23
SD_GND05	Serdes core logic GND	Y10	–	–	23
SD_GND06	Serdes core logic GND	Y15	–	–	23
SD_GND07	Serdes core logic GND	Y16	–	–	23
SD_GND08	Serdes core logic GND	AA5	–	–	23
SD_GND09	Serdes core logic GND	AA7	–	–	23
SD_GND10	Serdes core logic GND	AA9	–	–	23
SD_GND11	Serdes core logic GND	AA12	–	–	23

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
SD_GND12	Serdes core logic GND	AA17	–	–	23
SD_GND13	Serdes core logic GND	AA18	–	–	23
SD_GND14	Serdes core logic GND	AA19	–	–	23
SD_GND15	Serdes core logic GND	AB7	–	–	23
SD_GND16	Serdes core logic GND	AB9	–	–	23
SD_GND17	Serdes core logic GND	AB14	–	–	23
SD_GND18	Serdes core logic GND	AB17	–	–	23
SD_GND19	Serdes core logic GND	AB20	–	–	23
SD_GND20	Serdes core logic GND	AC5	–	–	23
SD_GND21	Serdes core logic GND	AC6	–	–	23
SD_GND22	Serdes core logic GND	AC8	–	–	23
SD_GND23	Serdes core logic GND	AC10	–	–	23
SD_GND24	Serdes core logic GND	AC11	–	–	23
SD_GND25	Serdes core logic GND	AC15	–	–	23
SD_GND26	Serdes core logic GND	AC16	–	–	23
SD_GND27	Serdes core logic GND	AC18	–	–	23
SD_GND28	Serdes core logic GND	AC19	–	–	23
SD_GND29	Serdes core logic GND	AD5	–	–	23
SD_GND30	Serdes core logic GND	AD7	–	–	23
SD_GND31	Serdes core logic GND	AD9	–	–	23
SD_GND32	Serdes core logic GND	AD12	–	–	23
SD_GND33	Serdes core logic GND	AD14	–	–	23
SD_GND34	Serdes core logic GND	AD17	–	–	23
SD_GND35	Serdes core logic GND	AD20	–	–	23
SD_GND36	Serdes core logic GND	AE5	–	–	23
SD_GND37	Serdes core logic GND	AE7	–	–	23
SD_GND38	Serdes core logic GND	AE9	–	–	23
SD_GND39	Serdes core logic GND	AE12	–	–	23
SD_GND40	Serdes core logic GND	AE14	–	–	23
SD_GND41	Serdes core logic GND	AE17	–	–	23
SD_GND42	Serdes core logic GND	AE20	–	–	23
SD_GND43	Serdes core logic GND	AF6	–	–	23
SD_GND44	Serdes core logic GND	AF7	–	–	23
SD_GND45	Serdes core logic GND	AF8	–	–	23
SD_GND46	Serdes core logic GND	AF9	–	–	23
SD_GND47	Serdes core logic GND	AF10	–	–	23
SD_GND48	Serdes core logic GND	AF11	–	–	23
SD_GND49	Serdes core logic GND	AF15	–	–	23
SD_GND50	Serdes core logic GND	AF16	–	–	23
SD_GND51	Serdes core logic GND	AF17	–	–	23

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
SD_GND52	Serdes core logic GND	AF18	–	–	23
SD_GND53	Serdes core logic GND	AF19	–	–	23
SD_GND54	Serdes core logic GND	AG5	–	–	23
SD_GND55	Serdes core logic GND	AG7	–	–	23
SD_GND56	Serdes core logic GND	AG9	–	–	23
SD_GND57	Serdes core logic GND	AG12	–	–	23
SD_GND58	Serdes core logic GND	AG14	–	–	23
SD_GND59	Serdes core logic GND	AG17	–	–	23
SD_GND60	Serdes core logic GND	AG20	–	–	23
SD_GND61	Serdes core logic GND	AH5	–	–	23
SD_GND62	Serdes core logic GND	AH7	–	–	23
SD_GND63	Serdes core logic GND	AH9	–	–	23
SD_GND64	Serdes core logic GND	AH12	–	–	23
SD_GND65	Serdes core logic GND	AH14	–	–	23
SD_GND66	Serdes core logic GND	AH17	–	–	23
SD_GND67	Serdes core logic GND	AH20	–	–	23
SENSEGND	GND Sense pin	G20	–	–	–
OVDD1	General I/O supply	J14	–	OVDD	–
OVDD2	General I/O supply	J15	–	OVDD	–
OVDD3	General I/O supply	J16	–	OVDD	–
OVDD4	General I/O supply	J17	–	OVDD	–
OVDD5	General I/O supply	J18	–	OVDD	–
OVDD6	General I/O supply	R7	–	OVDD	–
DVDD1	UART/I2C supply - switchable	N7	–	DVDD	–
DVDD2	UART/I2C supply - switchable	P7	–	DVDD	–
EVDD	eSDHC supply - switchable	R6	–	EVDD	–
LVDD1	Ethernet controller 1 & 2 supply	T7	–	LVDD	–
LVDD2	Ethernet controller 1 & 2 supply	U7	–	LVDD	–
LVDD3	Ethernet controller 1 & 2 supply	V7	–	LVDD	–
TVDD	1.2 V / LVDD supply for MDIO interface for 10G Fman (EC2)	W6	–	TVDD	–
G1VDD01	DDR supply	B27	–	G1VDD	–
G1VDD02	DDR supply	D27	–	G1VDD	–
G1VDD03	DDR supply	F27	–	G1VDD	–
G1VDD04	DDR supply	H27	–	G1VDD	–
G1VDD05	DDR supply	K27	–	G1VDD	–
G1VDD06	DDR supply	L22	–	G1VDD	–
G1VDD07	DDR supply	M22	–	G1VDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
G1VDD08	DDR supply	M27	–	G1VDD	–
G1VDD09	DDR supply	N22	–	G1VDD	–
G1VDD10	DDR supply	P22	–	G1VDD	–
G1VDD11	DDR supply	P27	–	G1VDD	–
G1VDD12	DDR supply	R22	–	G1VDD	–
G1VDD13	DDR supply	T22	–	G1VDD	–
G1VDD14	DDR supply	U22	–	G1VDD	–
G1VDD15	DDR supply	U27	–	G1VDD	–
G1VDD16	DDR supply	V22	–	G1VDD	–
G1VDD17	DDR supply	W27	–	G1VDD	–
G1VDD18	DDR supply	AA27	–	G1VDD	–
G1VDD19	DDR supply	AC27	–	G1VDD	–
G1VDD20	DDR supply	AE27	–	G1VDD	–
G1VDD21	DDR supply	AG27	–	G1VDD	–
G1VDD22	DDR supply	AH27	–	G1VDD	–
SVDD1	SerDes1 core logic supply	W10	–	SVDD	–
SVDD2	SerDes1 core logic supply	W13	–	SVDD	–
SVDD3	SerDes1 core logic supply	W14	–	SVDD	–
SVDD4	SerDes1 core logic supply	W15	–	SVDD	–
SVDD5	SerDes1 core logic supply	W16	–	SVDD	–
SVDD6	SerDes1 core logic supply	Y17	–	SVDD	–
SVDD7	SerDes1 core logic supply	Y18	–	SVDD	–
SVDD8	SerDes1 core logic supply	Y19	–	SVDD	–
XVDD1	SerDes1 transceiver supply	AC7	–	XVDD	–
XVDD2	SerDes1 transceiver supply	AC9	–	XVDD	–
XVDD3	SerDes1 transceiver supply	AC12	–	XVDD	–
XVDD4	SerDes1 transceiver supply	AC14	–	XVDD	–
XVDD5	SerDes1 transceiver supply	AC17	–	XVDD	–
XVDD6	SerDes1 transceiver supply	AC20	–	XVDD	–
FA_VL	Reserved	AB21	–	FA_VL	15
PROG_MTR	Reserved	F13	–	PROG_MTR	15
TA_PROG_SFP	SFP Fuse Programming Override supply	G13	–	TA_PROG_SFP	–
TH_VDD	Thermal Monitor Unit supply	G8	–	TH_VDD	–
VDD01	Supply for cores and platform	K14	–	VDD	–
VDD02	Supply for cores and platform	K16	–	VDD	–
VDD03	Supply for cores and platform	K18	–	VDD	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
VDD04	Supply for cores and platform	K20	–	V <sub>DD</sub>	–
VDD05	Supply for cores and platform	L11	–	V <sub>DD</sub>	–
VDD06	Supply for cores and platform	L13	–	V <sub>DD</sub>	–
VDD07	Supply for cores and platform	L15	–	V <sub>DD</sub>	–
VDD08	Supply for cores and platform	L17	–	V <sub>DD</sub>	–
VDD09	Supply for cores and platform	L19	–	V <sub>DD</sub>	–
VDD10	Supply for cores and platform	M10	–	V <sub>DD</sub>	–
VDD11	Supply for cores and platform	M12	–	V <sub>DD</sub>	–
VDD12	Supply for cores and platform	M14	–	V <sub>DD</sub>	–
VDD13	Supply for cores and platform	M16	–	V <sub>DD</sub>	–
VDD14	Supply for cores and platform	M18	–	V <sub>DD</sub>	–
VDD15	Supply for cores and platform	N9	–	V <sub>DD</sub>	–
VDD16	Supply for cores and platform	N11	–	V <sub>DD</sub>	–
VDD17	Supply for cores and platform	N13	–	V <sub>DD</sub>	–
VDD18	Supply for cores and platform	N15	–	V <sub>DD</sub>	–
VDD19	Supply for cores and platform	N17	–	V <sub>DD</sub>	–
VDD20	Supply for cores and platform	N19	–	V <sub>DD</sub>	–
VDD21	Supply for cores and platform	P10	–	V <sub>DD</sub>	–
VDD22	Supply for cores and platform	P12	–	V <sub>DD</sub>	–
VDD23	Supply for cores and platform	P14	–	V <sub>DD</sub>	–
VDD24	Supply for cores and platform	P16	–	V <sub>DD</sub>	–
VDD25	Supply for cores and platform	P18	–	V <sub>DD</sub>	–
VDD26	Supply for cores and platform	R9	–	V <sub>DD</sub>	–
VDD27	Supply for cores and platform	R11	–	V <sub>DD</sub>	–
VDD28	Supply for cores and platform	R13	–	V <sub>DD</sub>	–
VDD29	Supply for cores and platform	R15	–	V <sub>DD</sub>	–
VDD30	Supply for cores and platform	R17	–	V <sub>DD</sub>	–
VDD31	Supply for cores and platform	R19	–	V <sub>DD</sub>	–
VDD32	Supply for cores and platform	T10	–	V <sub>DD</sub>	–
VDD33	Supply for cores and platform	T12	–	V <sub>DD</sub>	–
VDD34	Supply for cores and platform	T14	–	V <sub>DD</sub>	–
VDD35	Supply for cores and platform	T16	–	V <sub>DD</sub>	–
VDD36	Supply for cores and platform	T18	–	V <sub>DD</sub>	–
VDD37	Supply for cores and platform	U9	–	V <sub>DD</sub>	–
VDD38	Supply for cores and platform	U11	–	V <sub>DD</sub>	–

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
VDD39	Supply for cores and platform	U13	–	VDD	–
VDD40	Supply for cores and platform	U15	–	VDD	–
VDD41	Supply for cores and platform	U17	–	VDD	–
VDD42	Supply for cores and platform	U19	–	VDD	–
VDD43	Supply for cores and platform	V10	–	VDD	–
VDD44	Supply for cores and platform	V12	–	VDD	–
VDD45	Supply for cores and platform	V14	–	VDD	–
VDD46	Supply for cores and platform	V16	–	VDD	–
VDD47	Supply for cores and platform	V18	–	VDD	–
VDD48	Supply for cores and platform	V20	–	VDD	–
VDD49	Supply for cores and platform	W11	–	VDD	–
VDD50	Supply for cores and platform	W17	–	VDD	–
VDD51	Supply for cores and platform	W19	–	VDD	–
TA_BB_VDD	Battery Backed Security Monitor supply	G12	–	TA_BB_VDD	–
AVDD_CGA1	CPU Cluster Group A PLL1 supply	H11	–	AVDD_CGA1	–
AVDD_CGA2	CPU Cluster Group A PLL2 supply	H10	–	AVDD_CGA2	–
AVDD_PLAT	Platform PLL supply	H9	–	AVDD_PLAT	–
AVDD_D1	DDR1 PLL supply	R21	–	AVDD_D1	–
AVDD_SD1_PLL1	SerDes1 PLL 1 supply	AA11	–	AVDD_SD1_PLL1	–
AVDD_SD1_PLL2	SerDes1 PLL 2 supply	AB6	–	AVDD_SD1_PLL2	–
AVDD_SD2_PLL1	SerDes2 PLL 1 supply	AB15	–	AVDD_SD2_PLL1	–
AVDD_SD2_PLL2	SerDes2 PLL 2 supply	AA16	–	AVDD_SD2_PLL2	–
SENSEVDD	Vdd Sense pin	G19	–	SENSEVDD	–
USB_HVDD1	3.3 V High Supply	K8	–	USB_HVDD	–
USB_HVDD2	3.3 V High Supply	L8	–	USB_HVDD	–
USB_SDVDD1	1.0 V Analog and digital HS supply	M7	–	USB_SDVDD	–
USB_SDVDD2	1.0 V Analog and digital HS supply	M8	–	USB_SDVDD	–
USB_SVDD1	1.0 V Analog and digital SS supply	K7	–	USB_SVDD	–
USB_SVDD2	1.0 V Analog and digital SS supply	L7	–	USB_SVDD	–
<b>No Connection Pins</b>					
NC_AA10	No Connection	AA10	–	–	12
NC_AA15	No Connection	AA15	–	–	12
NC_AB10	No Connection	AB10	–	–	12
NC_AB11	No Connection	AB11	–	–	12
NC_AB16	No Connection	AB16	–	–	12
NC_F12	No Connection	F12	–	–	12
NC_K10	No Connection	K10	–	–	12

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Signal	Signal description	Package pin number	Pin type	Power supply	Notes
NC_K11	No Connection	K11	–	–	12
NC_K12	No Connection	K12	–	–	12
NC_K22	No Connection	K22	–	–	12
NC_K9	No Connection	K9	–	–	12
NC_L21	No Connection	L21	–	–	12
NC_L9	No Connection	L9	–	–	12
NC_M20	No Connection	M20	–	–	12
NC_N21	No Connection	N21	–	–	12
NC_P20	No Connection	P20	–	–	12
NC_P21	No Connection	P21	–	–	12
NC_P5	No Connection	P5	–	–	12
NC_P8	No Connection	P8	–	–	12
NC_R4	No Connection	R4	–	–	12
NC_T20	No Connection	T20	–	–	12
NC_T5	No Connection	T5	–	–	12
NC_T8	No Connection	T8	–	–	12
NC_U21	No Connection	U21	–	–	12
NC_U4	No Connection	U4	–	–	12
NC_U5	No Connection	U5	–	–	12
NC_V5	No Connection	V5	–	–	12
NC_V8	No Connection	V8	–	–	12
NC_W21	No Connection	W21	–	–	12
NC_W5	No Connection	W5	–	–	12
NC_W7	No Connection	W7	–	–	12
NC_W8	No Connection	W8	–	–	12
NC_W9	No Connection	W9	–	–	12

## Notes:

- Functionally, this pin is an output or an input, but structurally it is an I/O because it either sample configuration input during reset, is a muxed pin, or has other manufacturing test functions. This pin will therefore be described as an I/O for boundary scan.
- This output is actively driven during reset rather than being tri-stated during reset.
- MDIC[0] is grounded through a 162  $\Omega$  precision 1% resistor and MDIC[1] is connected to  $G_{VDD}$  through a 162  $\Omega$  precision 1% resistor. For either full or half driver strength calibration of DDR IOs, use the same MDIC resistor value of 162  $\Omega$ . The memory controller register setting can be used to determine automatic calibration is done to full or half drive strength. These pins are used for automatic calibration of the DDR4 IOs.
- This pin is a reset configuration pin. It has a weak (~20 k $\Omega$ ) internal pull-up P-FET that is enabled only when the processor is in its reset state. This pull-up is designed such that it can be overpowered by an external 4.7 k $\Omega$  resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, a pull-up or active driver is needed.
- Pin must **NOT** be pulled down during power-on reset. This pin may be pulled up, driven high, or if there are any externally connected devices, left in tristate. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
- Recommend that a weak pull-up resistor (2-10 k $\Omega$ ) be placed on this pin to the respective power supply.
- This pin is an open-drain signal.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

8. Recommend that a weak pull-up resistor (1 k $\Omega$ ) be placed on this pin to the respective power supply.
9. This pin has a weak (~20 k $\Omega$ ) internal pull-up P-FET that is always enabled.
10. These are test signals for factory use only and must be pulled up (100 $\Omega$  to 1-k $\Omega$ ) to the respective power supply for normal operation.
11. This pin requires a 200 $\Omega \pm 1\%$  pull-up to respective power-supply.
12. Do not connect. These pins should be left floating.
- 13.
14. This pin requires an external 1-k $\Omega$  pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
15. These pins must be pulled to ground (GND).
16. This pin requires a 698 $\Omega \pm 1\%$  pull-up to respective power-supply.
17. These pins should be tied to ground if the diode is not utilized for temperature monitoring.
18. This pin should be grounded through a 200 $\Omega \pm 1\%$  100ppm/ $^{\circ}$ C precision resistor.
19. This pin must be pulled to OVDD through a 100- $\Omega$  to 1k $\Omega$  resistor for a four core LS1046A device and tied to ground for a two core LS1026A device.
20. In normal operation, this pin must be pulled high to OVDD with 4.7 k $\Omega$ .
21. DIFF\_SYSCCLK and DIFF\_SYSCCLK\_B is tied to cfg\_eng\_use0, the configuration is described in section "Reset configuration word (RCW)" of *QorIQ LS1046A Reference Manual*.
22. This pin should be connected to ground through 2-10 k $\Omega$  resistor when not used.
23. SD\_GND must be directly connected to GND.
24. This pin must be pulled down to GND with a pull down resistor of value 1 k $\Omega$
25. This pin will not be tested using JTAG Boundary scan operation.
26. For proper clock selection, terminate cfg\_eng\_use0 with a pull up or pull down of 4.7 k $\Omega$  to ensure that the signal will have a valid state as soon as the IO voltage reach its operating condition.
27. When using discrete DRAM, or RDIMM, the MALERT\_B pin needs a 50 ohm to 100 $\Omega$  pull-up resistor to G1VDD.
28. This pin requires a pull-up to the respective power supply so as to meet the timing requirements in Table 23

### Warning

See "**Connection Recommendations in QorIQ LS1046A Design Checklist (AN5252)**" for additional details on properly connecting these pins for specific applications.

### 3 ELECTRICAL CHARACTERISTICS

This section describes the DC and AC electrical specifications for the chip. The chip is currently targeted to these specifications, some of which are independent of the I/O cell but are included for a more complete reference. These are not purely I/O buffer design specifications.

#### 3.1 Overall DC electrical characteristics

This section describes the ratings, conditions, and other characteristics.

##### 3.1.1 Absolute maximum ratings

This table provides the absolute maximum ratings.

**Table 2. Absolute maximum ratings<sup>(1)(5)</sup>**

Characteristic	Symbol	Max Value	Unit	Notes
Core and platform supply voltage	$V_{DD}$	-0.3 to 1.08	V	4
PLL supply voltage (core PLL, platform, DDR)	AVDD_CGA1 AVDD_CGA2 AVDD_D1 AVDD_PLAT	-0.3 to 1.98	V	–
PLL supply voltage (SerDes, filtered from $XnV_{DD}$ )	AVDD_SDn_PLL1 AVDD_SDn_PLL2	-0.3 to 1.48	V	–
SFP Fuse Programming	TA_PROG_SFP	-0.3 to 1.98	V	–
Thermal Unit Monitor supply	TH_VDD	-0.3 to 1.98	V	–
Battery Backed Security Monitor supply	TA_BB_VDD	-0.3 to 1.08	V	–
IFC, SPI, IRQ[0:2], Tamper Detect, System Control, SYSCLK, DDRCLK, RTC, EVT[0:4], DFT, JTAG, DIFF_SYCLK, CLK_OUT, QSPI, FTM[5:7], eSDHC_DAT[4:7], eSDHC_CMD/DAT0_DIR, eSDHC_DAT123_DIR, eSDHC_SYNC_IN/OUT, SDHC_VS	OVDD	-0.3 to 1.98	V	–
DUART, I2C, IRQ[3:10], USB2/3_PWRFAULT, USB2/3_DRVVBUS, EVT_B[5:8], LPUART[1:2], LPUART4, FTM3_CH[1:7], FTM4_CH[1:5], FTM8, eSDHC_CD/WP	DVDD	-0.3 to 3.63 -0.3 to 1.98	V	–
eSDHC_DAT[0:3], eSDHC_CMD, eSDHC_CLK, FTM4_CH[6:7], LPUART[3:6]	EVDD	-0.3 to 3.63 -0.3 to 1.98	V	–
DDR4 DRAM I/O voltage	G1VDD	-0.3 to 1.32	V	–
Main power supply for internal circuitry of SerDes and pad power supply for SerDes receivers	SVDD	-0.3 to 1.08	V	–
Pad power supply for SerDes transmitter	XVDD	-0.3 to 1.48	V	–
Ethernet interface, Ethernet management interface 1 (EMI1), 1588, IRQ11, FTM1, FTM2,	LVDD	-0.3 to 2.75 -0.3 to 1.98	V	–
Ethernet management interface 2 (EMI2), GPIO2	TVDD	-0.3 to 2.75 -0.3 to 1.98 -0.3 to 1.32	V	–
USB PHY Transceiver supply voltage	USB_HVDD	-0.3 to 3.63	V	-
	USB_SDVDD	-0.3 to 1.08	V	3
	USB_SVDD	-0.3 to 1.08	V	2
Storage temperature range	T <sub>STG</sub>	-55 to 150	°C	--

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

## Notes:

1. Functional operating conditions are given in Table 4. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
2. Analog and Digital SS supply for USBPHY.
3. Analog and Digital HS supply for USBPHY.
4. Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the sense pin.
5. Exposing device to Absolute Maximum Ratings conditions for long periods of time may affect reliability or cause permanent damage.

This table provides the absolute maximum ratings for input signal voltage levels.

**Table 3. Absolute maximum ratings for input signal voltage levels<sup>(1)</sup>**

Interface Input signals	Symbol	Max DC V <sub>input</sub> range	Max undershoot andovershoot voltage range	Unit	Notes
DDR4 DRAM signals	G1V <sub>IN</sub>	GND to (G1V <sub>DD</sub> x 1.05)	-0.3 to (G1V <sub>DD</sub> x 1.1)	V	2, 3, 4
Ethernet interface, Ethernet management interface 1 (EMI1), 1588, IRQ11, FTM1, FTM2	LV <sub>IN</sub>	GND to (LV <sub>DD</sub> x 1.1)	-0.3 to (LV <sub>DD</sub> x 1.15)	V	2, 3
IFC, SPI, IRQ[0:2], Tamper Detect, System Control, SYSCLK, DDRCLK, RTC, EVT[0:4], DFT, JTAG, DIFF_SYSCLK, CLK_OUT, QSPI, FTM[5:7], eSDHC_DAT[4:7], eSDHC_CMD/DAT0_DIR, eSDHC_DAT123_DIR, eSDHC_SYNC_IN/OUT, SDHC_VS	OV <sub>IN</sub>	GND to (OV <sub>DD</sub> x 1.1)	-0.3 to (OV <sub>DD</sub> x 1.15)	V	2, 3
DUART, I2C, IRQ[3:10], USB2/3_PWRFAULT, USB2/3_DRVVBUS, EVT_B[5:8], LPUART[1:2], LPUART4, FTM3_CH[1:7], FTM4_CH[1:5], FTM8, eSDHC_CD/WP	DV <sub>IN</sub>	GND to (DV <sub>DD</sub> x 1.1)	-0.3 to (DV <sub>DD</sub> x 1.15)		
eSDHC_DAT[0:3], eSDHC_CMD, eSDHC_CLK, FTM4_CH[6:7], LPUART[3:6]	EV <sub>IN</sub>	GND to (EV <sub>DD</sub> x 1.1)	-0.3 to (EV <sub>DD</sub> x 1.15)	V	2, 3
Main power supply for internal circuitry of SerDes	SnV <sub>IN</sub>	GND to (SV <sub>DD</sub> x 1.05)	-0.3 to (SnV <sub>DD</sub> x 1.1)	V	2, 3
Ethernet management interface 2 (EMI2), GPIO2	TV <sub>IN</sub>	GND to (TV <sub>DD</sub> x 1.05)	-0.3 to (TV <sub>DD</sub> x 1.15)	V	2, 3
USB PHY Transceiver signals	USB_HV <sub>IN</sub>	GND to (USB_HV <sub>DD</sub> x 1.05)	-0.3 to (USB_HV <sub>DD</sub> x 1.15)	V	2, 3
	USB_SV <sub>IN</sub>	GND to (USB_SV <sub>DD</sub> x 1.1)	-0.3 to (USB_SV <sub>DD</sub> x 1.15)	V	2, 3

## Notes:

1. Functional operating conditions are given in Table 4. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
2. **Caution:** The input voltage level of the signals must not exceed corresponding Max DC V<sub>input</sub> range. For example DDR4 must not exceed 5% of G1V<sub>DD</sub>.
3. **Caution:** (S, G, L, O, D, E, T) VIN, USB\_HVIN, USB\_SVIN may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 8.
4. Typical DDR interface uses ODT enabled mode. For tests purposes with ODT off mode, simulation should be done first so as to make sure that the overshoot signal level at the input pin does not exceed GVDD by more than 10%. The Overshoot/ Undershoot period should comply with JEDEC standards.

### 3.1.2 Recommended operating conditions

This table provides the recommended operating conditions for this chip.

**NOTE**

The values shown are the recommended operating conditions and proper device operation outside these conditions is not guaranteed.

**Table 4. Recommended operating conditions**

Characteristic	Symbol	Recommended value	Unit	Notes
Core and platform supply voltage	V <sub>DD</sub>	1.0 V ± 30 mV	V	3, 4, 5, 8
PLL supply voltage (core PLL, platform, DDR)	AV <sub>DD_CGA1</sub>	1.8 V ± 90 mV	V	9
	AV <sub>DD_CGA2</sub>			
	AV <sub>DD_D1</sub>			
	AV <sub>DD_PLAT</sub>			
PLL supply voltage (SerDes, filtered from X <sub>n</sub> V <sub>DD</sub> )	AV <sub>DD_SD1_PLL1</sub>	1.35 V ± 67 mV	V	–
	AV <sub>DD_SD1_PLL2</sub>			
	AV <sub>DD_SD2_PLL1</sub>			
	AV <sub>DD_SD2_PLL2</sub>			
SFP fuse programming	TA_PROG_SFP	1.8 V ± 90 mV	V	2
Thermal monitor unit supply	TH_V <sub>DD</sub>	1.8 V ± 90 mV	V	–
Battery Backed Security Monitor supply	TA_BB_V <sub>DD</sub>	1.0 V ± 30 mV	V	8
IFC, IRQ[0:2], Tamper Detect, System Control, SYSCLK, DDRCLK, RTC, EVT[0:4], DFT, JTAG, DIFF_SYSCLK, CLK_OUT, QSPI, FTM[5:7], SPI, SDHC_DAT[4:7], SDHC_CMD_DIR, SDHC_DAT0_DIR, SDHC_DAT123_DIR, SDHC_SYNC_IN/OUT, SDHC_VS	OV <sub>DD</sub>	1.8 V ± 90 mV	V	–
DUART, I2C, IRQ[3:10], USB2/3_PWRFAULT, USB2/3_DRVVBUS, EVT_B[5:8], LPUART[1:2], LPUART4, FTM3_CH[1:7], FTM4_CH[1:5], FTM8, SDHC_CD/WP	DV <sub>DD</sub>	3.3 V ± 165 mV 1.8 V ± 90 mV	V	–
SDHC_DAT[0:3], SDHC_CMD, SDHC_CLK, FTM4_CH[6:7], LPUART3, LPUART5, LPUART6	EV <sub>DD</sub>	3.3 V ± 165 mV 1.8 V ± 90 mV	V	–
DDR4 DRAM I/O voltage	G1V <sub>DD</sub>	1.2 V ± 60 mV	V	–
Main power supply for internal circuitry of SerDes and pad power supply for SerDes receivers	SV <sub>DD</sub>	1.0 V ± 50 mV	V	–
Pad power supply for SerDes transmitters	XV <sub>DD</sub>	1.35 V ± 67 mV	V	–
Ethernet interface 1/2, Ethernet management interface 1 (EMI1), 1588, IRQ11, FTM1, FTM2	LV <sub>DD</sub>	2.5 V ± 125 mV	V	1
		1.8 V ± 90 mV		
Ethernet management interface 2 (EMI2), GPIO2	TV <sub>DD</sub>	2.5 V ± 125 mV	V	
		1.8 V ± 90 mV		
		1.2V ± 60 mV		
USB PHY 3.3 V high supply voltage	USB_HV <sub>DD</sub>	3.3 V ± 165 mV	V	
USB PHY analog and digital HS supply	USB_SDV <sub>DD</sub>	1.0 V ± 50 mV	V	7, 8
USB PHY analog and digital SS supply	USB_SV <sub>DD</sub>	1.0 V ± 50 mV	V	6, 8

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Characteristic		Symbol	Recommended value	Unit	Notes
Input voltage	DDR4 DRAM signals	$G1V_{IN}$	GND to $G1V_{DD}$	V	–
	Ethernet interface, Ethernet management interface 1 (EMI1), 1588, IRQ11, FTM1, FTM2	$LV_{IN}$	GND to $LV_{DD}$	V	–
	IFC, SPI, IRQ[0:2], Tamper Detect, System Control, SYSCLK, DDRCLK, RTC, EVT[0:4], DFT, JTAG, DIFF_SYSCLK, CLK_OUT, QSPI, FTM[5:7], SDHC_DAT[4:7], SDHC_CMD_DIR/ DAT0_DIR, SDHC_DAT123_DIR, SDHC_SYNC_IN/OUT, SDHC_VS	$OV_{IN}$	GND to $OV_{DD}$	V	–
	DUART, I2C, IRQ[3:10], USB2/3_PWRFAULT, USB2/3_DRVVBUS, EVT_B[5:8], LPUART[1:2], LPUART4, FTM3_CH[1:7], FTM4_CH[1:5], FTM8, SDHC_CD/WP	$DV_{IN}$	GND to $DV_{DD}$	V	–
	SDHC_DAT[0:3], SDHC_CMD, SDHC_CLK, FTM4_CH[6:7], LPUART[3:6]	$EV_{IN}$	GND to $EV_{DD}$	V	–
	Main power supply for internal circuitry of SerDes	$SV_{IN}$	GND to $SV_{DD}$	V	10
	Ethernet management interface 2 (EMI2), GPIO2	$TV_{IN}$	GND to $TV_{DD}$	V	–
PHY transceiver signals	USB transceiver supply for USB PHY	$USB\_HV_{IN}$	GND to $USBn\_HV_{DD}$	V	–
	Analog and digital HS supply for USB PHY	$USB\_SV_{IN}$	GND to $USB\_SV_{DD}$	V	–
Teledyne e2v temperature range	A Range Temperature	$T_C$ , $T_J$	$T_C = -40^{\circ}\text{C}$ (min) to $T_J = 105^{\circ}\text{C}$ (max)	$^{\circ}\text{C}$	–
	F Range Temperature	$T_C$ , $T_J$	$T_C = -40^{\circ}\text{C}$ (min) to $T_J = 125^{\circ}\text{C}$ (max)	$^{\circ}\text{C}$	–
	M Range Temperature	$T_C$ , $T_J$	$T_C = -55^{\circ}\text{C}$ (min) to $T_J = 125^{\circ}\text{C}$ (max)	$^{\circ}\text{C}$	–
	Secure boot fuse programming	$T_A$ , $T_J$	$T_A = 0^{\circ}\text{C}$ (min) to $T_J = 105^{\circ}\text{C}$ (max)	$^{\circ}\text{C}$	2


## Notes:

- RGMII is supported at 2.5 V or 1.8 V.
- $TA\_PROG\_SFP$  must be supplied 1.8 V and the chip must operate in the specified fuse programming temperature range only during secure boot fuse programming, subject to the power sequencing constraints shown in [Power sequencing](#). For all other operating conditions,  $TA\_PROG\_SFP$  must be tied to GND.
- For additional information, see the core and platform supply voltage filtering section in the chip design checklist.
- Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the sense pin.
- Operation at 1.08 V is allowable for up to 25 ms at initial power on.
- Analog and Digital SS supply for USB PHY.
- Analog and Digital HS supply for USB PHY.
- For supported voltage requirement for a given part number, see Table 144.
- $AVDD\_PLAT$ ,  $AVDD\_CGA1$ ,  $AVDD\_CGA2$ , and  $AVDD\_D1$  are measured at the input to the filter and not at the pin of the device.
- For supported temperature range for a given part number, see Table 144.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This figure shows the undershoot and overshoot voltages at the interfaces of the chip.

Figure 8. Overshoot/undershoot voltage for G1V<sub>DD</sub>/OV<sub>DD</sub>/SV<sub>DD</sub>/TV<sub>DD</sub>/ LV<sub>DD</sub>/EV<sub>DD</sub>/DV<sub>DD</sub>/ USB\_HV<sub>DD</sub>/USB\_SV<sub>DD</sub>



**Notes:**

The overshoot/undershoot period should be less than 10% of shortest possible toggling period of the input signal or per input signal specific protocol requirement. For GPIO input signal overshoot/undershoot period, it should be less than 10% of the SYSCLK period.

See Table 4 for actual recommended core voltage. Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in see Table 4. The input voltage threshold scales with respect to the associated I/O supply voltage. OV<sub>DD</sub>, EV<sub>DD</sub>, DV<sub>DD</sub>, TV<sub>DD</sub>, and LV<sub>DD</sub> based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses differential receivers referenced by the internally supplied reference signal as is appropriate for the JEDEC DDR4 electrical signaling standard. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

### 3.1.3 Output driver characteristics

This chip provides information on the characteristics of the output driver strengths.

**NOTE**

These values are preliminary estimates.

**Table 5. Output drive capability**

Driver type	Output impedance ( $\Omega$ )			Supply Voltage	Notes
	Minimum <sup>(2)</sup>	Typical	Maximum <sup>(3)</sup>		
DDR4 signal	-	18(full- strength mode) 27(half- strength mode)	-	G1VDD = 1.2 V	1
Ethernet interface, Ethernet management interface 1 (EMI1), 1588, IRQ11, FTM1, FTM2	30	50	70	LVDD = 2.5V	-
	30	45	60	LVDD = 1.8V	-
MDC of Ethernet management interface 2 (EMI 2)	45	65	100	TVDD = 1.2 V	-
	40	55	75	TVDD = 1.8V	-
	40	60	90	TVDD = 2.5V	-
MDIO of Ethernet management interface 2 (EMI 2)	30	40	60	TVDD = 1.2 V	-
	25	33	44	TVDD = 1.8V	-
	25	40	57	TVDD = 2.5V	-
IFC, SPI, EVT[0:4], JTAG, CLK_OUT, QSPI, FTM[5:7], eSDHC_DAT[4:7], eSDHC_CMD/DAT0_DIR, eSDHC_DAT123_DIR, eSDHC_SYNC_OUT, SDHC_VS	30	45	60	OVDD = 1.8 V	-
eSDHC_DAT[0:3], eSDHC_CMD, eSDHC_CLK, FTM4_CH[6:7], LPUART[3:6]	45	65	90	EVDD = 3.3V	-
	40	55	75	EVDD = 1.8V	
DUART, I2C, USB2/3_DRVVBUS, EVT_B[5:8], LPUART[1:2], LPUART4, FTM3_CH[1:7], FTM4_CH[1:5], FTM8	40	55	75	DVDD = 1.8V	-
	45	65	90	DVDD = 3.3V	

**Notes**

1. The drive strength of the DDR4 in half-strength mode is at  $T_J = 105^\circ\text{C}$  and at G1VDD (min).
2. Estimated number based on best case processed device.
3. Estimated number based on worst case processed device.

## 3.2 Power sequencing

The chip requires that its power rails be applied in a specific sequence in order to ensure proper device operation. For power up, these requirements are as follows:

1.  $OV_{DD}$ ,  $DV_{DD}$ ,  $LV_{DD}$ ,  $EV_{DD}$ ,  $TV_{DD}$ ,  $XV_{DD}$ ,  $AV_{DD\_CGAn}$ ,  $AV_{DD\_PLAT}$ ,  $AV_{DD\_D1}$ ,  $AV_{DD\_SDn\_PLL1}$ ,  $AV_{DD\_SDn\_PLL2}$ ,  $USB\_HV_{DD}$ . Drive  $TA\_PROG\_SFP = GND$ .
  - $PORESET\_B$  input must be driven asserted and held during this step.
2.  $V_{DD}$ ,  $SV_{DD}$ ,  $TA\_BB\_V_{DD}$ ,  $USB\_SDV_{DD}$ ,  $USB\_SV_{DD}$ 
  - The 3.3 V ( $USB\_HV_{DD}$ ) in Step 1 and 1.0 V ( $USB\_SDV_{DD}$ ,  $USB\_SV_{DD}$ ) in Step 2 supplies can power up in any sequence provided all these USB supplies ramp up within 95 ms with respect to each other.
3.  $G1V_{DD}$

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of their value.

All supplies must be at their stable values within 400 ms.

Negate  $PORESET\_B$  input when the required assertion/hold time has been met per Table 23.

### NOTE

- While VDD is ramping up, current may be supplied from VDD through LS1046A to  $G1V_{DD}$ .
- If using Trust Architecture Security Monitor battery backed features, prior to VDD ramping up to the 0.5 V level, ensure that  $OV_{DD}$  is ramped to recommended operational voltage and  $SYSCLK$  or  $DIFF\_SYSCLK/ DIFF\_SYSCLK\_B$  is running. These clocks should have a minimum frequency of 800 Hz and a maximum frequency not greater than the supported system clock frequency for the device.
- Ramp rate requirements should be met per Table 12.
- While  $XVDD$  is ramping, current may be supplied from  $XVDD$  through chip to  $SVDD$ .

### Warning

Only 300,000 POR cycles are permitted per lifetime of a device. Note that this value is based on design estimates and is preliminary.

For secure boot fuse programming, use the following steps:


1. After negation of  $PORESET\_B$ , drive  $TA\_PROG\_SFP = 1.8$  V after a required minimum delay per Table 6.
2. After fuse programming is complete, it is required to return  $TA\_PROG\_SFP = GND$  before the system is power cycled or powered down (VDD ramp down) per the required timing specified in Table 6. See Security fuse processor for additional details.

### Warning

No activity other than that required for secure boot fuse programming is permitted while  $TA\_PROG\_SFP$  is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while  $TA\_PROG\_SFP = GND$ .

This figure shows the TA\_PROG\_SFP timing diagram.

Figure 9. TA\_PROG\_SFP timing diagram



**NOTE:** TA\_PROG\_SFP must be stable at 1.8 V prior to initiating fuse programming.

This table provides information on the power-down and power-up sequence parameters for TA\_PROG\_SFP.

Table 6. TA\_PROG\_SFP timing <sup>(5)</sup>

Driver type	Min	Max	Unit	Notes
$t_{TA\_PROG\_SFP\_DELAY}$	100	–	SYSClks	1
$t_{TA\_PROG\_SFP\_PROG}$	0	–	Us	2
$t_{TA\_PROG\_SFP\_VDD}$	0	–	us	3
$t_{TA\_PROG\_SFP\_RST}$	0	–	us	4

Notes:

- Delay required from the deassertion of PORESET\_B to driving TA\_PROG\_SFP ramp up. Delay measured from PORESET\_B deassertion at 90% OVDD to 10% TA\_PROG\_SFP ramp up.
- Delay required from fuse programming completion to TA\_PROG\_SFP ramp down start. Fuse programming must complete while TA\_PROG\_SFP is stable at 1.8 V. No activity other than that required for secure boot fuse programming is permitted while TA\_PROG\_SFP is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while TA\_PROG\_SFP = GND. After fuse programming is complete, it is required to return TA\_PROG\_SFP = GND.
- Delay required from TA\_PROG\_SFP ramp-down complete to VDD ramp-down start. TA\_PROG\_SFP must be grounded to minimum 10% TA\_PROG\_SFP before VDD reaches 90% VDD.
- Delay required from TA\_PROG\_SFP ramp-down complete to PORESET\_B assertion. TA\_PROG\_SFP must be grounded to minimum 10% TA\_PROG\_SFP before PORESET\_B assertion reaches 90% OVDD.
- Only six secure boot fuse programming events are permitted per lifetime of a device.

### 3.3 Power-down requirements

The power-down cycle must complete such that power supply values are below 0.4 V before a new power-up cycle can be started.

If performing secure boot fuse programming per the requirements in [Power sequencing](#), it is required that TA\_PROG\_SFP = GND before the system is power cycled (PORESET\_B assertion) or powered down (VDD ramp down) per the required timing specified in [Power sequencing](#).

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.4 Power characteristics

This table provides the power dissipations of the  $V_{DD}$  supply and SerDes supply ( $SV_{DD}$ ) for various operating platform clock frequencies versus the core and DDR clock frequencies.

Table 7. LS1046A core power dissipation <sup>(9)</sup>

Core frequency (MHz)	Platform / FMan frequency (MHz)	DDR frequency (MHz)	$V_{DD}$ (V)	$SV_{DD}$ (V)	Junction temperature (°C)	Power mode	Power (W)		Total Core and platform power (W) <sup>(1)</sup>	Notes
							$V_{DD}$	$SV_{DD}$ <sup>(8)</sup>		
1800	700/800	2100	1.0	1.0	65	Typical	8.5	0.9	9.4	2, 3
						Thermal	11.4	0.9	12.3	4, 7
					105	Maximum	14.3	0.9	15.2	5, 6, 7
						Thermal	14.4	0.9	15.3	4, 7
					125	Maximum	17.3	0.9	18.2	5, 6, 7
						Thermal	16.7	0.9	17.6	4, 7
					125	Maximum	19.6	0.9	20.5	5, 6, 7
						Thermal	16.0	0.9	16.9	4, 7
1600	700/800	2100	1.0	1.0	65	Typical	7.7	0.9	8.7	2, 3
						Thermal	10.7	0.9	11.6	4, 7
					105	Maximum	13.2	0.9	14.2	5, 6, 7
						Thermal	13.7	0.9	14.6	4, 7
					125	Maximum	16.3	0.9	17.2	5, 6, 7
						Thermal	16.0	0.9	16.9	4, 7
					125	Maximum	18.6	0.9	19.5	5, 6, 7
						Thermal	12.8	0.9	13.7	4, 7
1400	600/600	2100	1.0	1.0	65	Typical	7.3	0.9	8.2	2, 3
						Thermal	8.7	0.9	9.6	4, 7
					105	Maximum	11.1	0.9	12.0	5, 6, 7
						Thermal	10.5	0.9	11.5	4, 7
					125	Maximum	12.9	0.9	13.8	5, 6, 7
						Thermal	12.8	0.9	13.7	4, 7
					125	Maximum	15.2	0.9	16.1	5, 6, 7
						Thermal	12.8	0.9	13.7	4, 7
1200	400/600	1600	1.0	1.0	65	Typical	6.4	0.9	7.3	2, 3, 10
						Thermal	7.7	0.9	8.6	4, 7, 10
					105	Maximum	9.8	0.9	10.7	5, 6, 7, 10
						Thermal	9.6	0.9	10.5	4, 7, 10
					125	Maximum	11.6	0.9	12.5	5, 6, 7, 10
						Thermal	11.9	0.9	12.8	4, 7, 10
					125	Maximum	13.9	0.9	14.8	5, 6, 7, 10
						Thermal	11.9	0.9	12.8	4, 7, 10

Notes:

1. Combined power of  $V_{DD}$  and  $SV_{DD}$  with DDR controller and all SerDes banks active. Does not include I/O power.
2. Typical power assumes Dhrystone running with activity factor of 70% (on all cores) and executing DMA on the platform with 100% activity factor.
3. Typical power based on nominal, processed device.
4. Thermal power assumes Dhrystone running with activity factor of 70% (on all cores) and executing DMA on the platform at 100% activity factor.
5. Maximum power assumes Dhrystone running with activity factor at 100% (on all cores) and executing DMA on the platform at 115% activity factor.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

6. Maximum power is provided for power supply design sizing.
7. Thermal and maximum power are based on worst case processed device.
8. Total SV<sub>DD</sub> Power conditions:
  - a. SerDes 1 : XFI x2, 10 Gbaud
  - b. SerDes 1 : SGMII x2, 1.25 Gbaud
  - c. SerDes 2 : PEX x2, 5 Gbaud
9. Power numbers are only applicable to part numbering offering from Table 144. For example: A 1.8GHz offering part when runs at 1.4GHz will have power numbers higher than listed for 1.4GHz.
10. These power numbers are valid when purchasing the 1400MHz device and running the clocks at these conditions.

**Table 8. LS1026A core power dissipation<sup>(9)</sup>**

Core frequency (MHz)	Platform/FMan frequency (MHz)	DDR frequency (MHz)	V <sub>DD</sub> (V)	S V <sub>DD</sub> (V)	Junction temperature (°C)	Power mode	Power (W)		Total Core and platform power (W) <sup>(1)</sup>	Notes
							V <sub>DD</sub>	SV <sub>DD</sub> <sup>(8)</sup>		
1800	700/800	2100	1.0	1.0	65	Typical	6.7	0.9	7.6	2, 3
						Thermal	9.3	0.9	10.2	4, 7
					Maximum		11.5	0.9	12.4	5, 6, 7
					105	Thermal	12.3	0.9	13.2	4, 7
						Maximum	14.5	0.9	15.4	5, 6, 7
					125	Thermal	14.6	0.9	15.5	4, 7
Maximum	16.8	0.9	17.7	5, 6, 7						
1600	700/800	2100	1.0	1.0	65	Typical	6.2	0.9	7.1	2, 3
						Thermal	8.7	0.9	9.6	4, 7
					Maximum		10.7	0.9	11.6	5, 6, 7
					105	Thermal	11.7	0.9	12.6	4, 7
						Maximum	13.7	0.9	14.6	5, 6, 7
					125	Thermal	14.0	0.9	14.9	4, 7
Maximum	16.0	0.9	16.9	5, 6, 7						
1400	600/600	2100	1.0	1.0	65	Typical	6.0	0.9	6.9	2, 3
						Thermal	7.2	0.9	8.1	4, 7
					Maximum		9.1	0.9	10.0	5, 6, 7
					105	Thermal	9.0	0.9	10.0	4, 7
						Maximum	10.9	0.9	11.8	5, 6, 7
					125	Thermal	11.3	0.9	12.2	4, 7
Maximum	13.2	0.9	14.1	5, 6, 7						
1200	400/600	1600	1.0	1.0	65	Typical	5.2	0.9	6.2	2, 3, 10
						Thermal	6.4	0.9	7.3	4, 7, 10
					Maximum		8.0	0.9	9.0	5, 6, 7, 10
					105	Thermal	8.3	0.9	9.2	4, 7, 10
						Maximum	9.9	0.9	10.8	5, 6, 7, 10
					125	Thermal	8.4	0.9	9.3	4, 7, 10
Maximum	9.6	0.9	10.5	5, 6, 7, 10						

**Notes:**

1. Combined power of V<sub>DD</sub> and SV<sub>DD</sub> with DDR controller and all SerDes banks active. Does not include I/O power.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

2. Typical power assumes Dhrystone running with activity factor of 80% (on all cores) and executing DMA on the platform with 100% activity factor.
3. Typical power based on nominal, processed device.
4. Thermal power assumes Dhrystone running with activity factor of 80% (on all cores) and executing DMA on the platform at 100% activity factor.
5. Maximum power assumes Dhrystone running with activity factor at 100% (on all cores) and executing DMA on the platform at 115% activity factor.
6. Maximum power is provided for power supply design sizing.
7. Thermal and maximum power are based on worst case processed device.
8. Total SVDD power conditions:
  - a. SerDes 1 : XFI x2, 10 Gbaud
  - b. SerDes 1 : SGMII x2, 1.25 Gbaud
  - c. SerDes 2 : PEX x2, 5 Gbaud
9. Power numbers are only applicable to part numbering offering from Table 144. For example: A 1.8GHz offering part when runs at 1.4GHz will have power numbers higher than listed for 1.4GHz.
10. These power numbers are valid when purchasing the 1400MHz device and running the clocks at these conditions.

### 3.4.1 Low-power mode saving estimation

See this table for low-power mode savings.

**Table 9. Low-power mode savings, 65C** <sup>(1, 2, 3)</sup>

Mode	Core Frequency = 1.2 GHz (VDD =1.0V)	Core Frequency = 1.4 GHz (VDD =1.0V)	Core Frequency = 1.6 GHz (VDD =1.0V)	Core Frequency = 1.8 GHz (VDD =1.0V)	Units	Comments	Notes
PW15	0.74	0.77	0.88	0.99	Watts	Saving realized moving from run to PW15 state, single core. Arm in STANDBYWFI/WFE	4
PH20	0.17	0.21	0.24	0.26	Watts	Saving realized moving from PW15 to PH20 state, single core. Arm in STANDBYWFI/ WFE-retain	
LPM20	1.46	1.70	1.94	2.18	Watts	Saving realized moving from PW15 to LPM20 per device	5

Notes:

1. Power for VDD only
2. Typical power assumes Dhrystone running with activity factor of 70%
3. Typical power based on nominal process distribution for this device.
4. PW15 power savings with 1 core. Maximum savings would be N times, where N is the number of used cores.
5. LPM20 has all platform clocks disabled.

### 3.5 I/O power dissipation

This table provides the estimated I/O power numbers for each block: DDR, PCI Express, IFC, Ethernet controller, SGMII, eSDHC, USB, SPI, DUART, IIC, SATA, and GPIO. Note that these numbers are based on design estimates only.

**Table 10. IO power supply estimated values**

Interface	Parameter	Symbol	Typical	Unit	Notes
DDR4	x64 2100 MT/s data rate	G1VDD (1.2 V)	990	mW	1, 2
	x64 1600 MT/s data rate		860		
	x64 2100 MT/s data rate		761	mW	1, 7
	x64 1600 MT/s data rate		660		
	x32 2100 MT/s data rate		740	mW	1, 2
	x32 1600 MT/s data rate		637		
	x32 2100 MT/s data rate		518	mW	1, 7
	x32 1600 MT/s data rate		490		
PCI Express	x1, 2.5 Gbaud	XVDD (1.35 V)	79	mW	1, 3
	x2, 2.5 Gbaud		132	mW	
	x4, 2.5 Gbaud		237	mW	
	x1, 5 Gbaud		80	mW	
	x2, 5 Gbaud		133	mW	
	x4, 5 Gbaud		239	mW	
	x1, 8 Gbaud		81	mW	
	x2, 8 Gbaud		136	mW	
	x4, 8 Gbaud		245	mW	
SGMII	x1, 1.25 Gbaud	XVDD (1.35 V)	77	mW	1, 3
	x2, 1.25 Gbaud		127	mW	
	x3, 1.25 Gbaud		177	mW	
	x4, 1.25 Gbaud		227	mW	
	x1, 3.125 Gbaud		79	mW	
	x2, 3.125 Gbaud		132	mW	
	x3, 3.125 Gbaud		184	mW	
QSGMII	x1, 5 Gbaud	XVDD (1.35 V)	80	mW	1, 3
XFI	x1, 10 Gbaud	XVDD (1.35 V)	81	mW	1, 3
	x2, 10 Gbaud		136	mW	
SATA (per port)	3.0 Gbaud	XVDD (1.35 V)	73	mW	1, 3
	6.0 Gbaud		74	mW	
USB1/USB2/USB3 (per PHY)	x1 Super speed mode	USB_HVDD (3.3 V)	46	mW	1, 5
		USB_SVDD (1 V)	37	mW	
		USB_SDVDD (1 V)	4	mW	
USB1/USB2/USB3 (per PHY)	x1 High speed mode	USB_HVDD (3.3 V)	79	mW	1, 5
		USB_SVDD (1 V)	0.31	mW	
		USB_SDVDD (1 V)	4.9	mW	
IFC	16-bit, 100 MHz	OVDD (1.8 V)	60	mW	1

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

Interface	Parameter	Symbol	Typical	Unit	Notes
DUART	.	DVDD (3.3 V)	18	mW	1
		DVDD (1.8 V)	9	mW	
I2C	.	DVDD (3.3 V)	17	mW	1
		DVDD (1.8 V)	9	mW	
SPI	.	OVDD (1.8 V)	8	mW	1, 8
eSDHC	.	EVDD (3.3 V)	19	mW	1, 8
		EVDD (1.8V)	21	mW	
System control	.	OVDD (1.8 V)	16	mW	1, 8
EC1	RGMII	LVDD (2.5 V)	24	mW	1, 8
		LVDD (1.8 V)	17	mW	
EC2	RGMII	LVDD (2.5 V)	24	mW	
		LVDD (1.8 V)	17	mW	
QSPI	.	OVDD (1.8V)	17	mW	1, 8
IEEE1588	.	LVDD (2.5 V)	14	mW	1, 8
		LVDD (1.8 V)	10	mW	
JTAG + DFT	.	OVDD (1.8V)	10	mW	1, 8
GPIO	x8	3.3 V	5	mW	1, 4, 8
		2.5 V	4	mW	
		1.8 V	3	mW	
PLL core and system (per PLL)	.	AVDD_CGA1, AVDD_CGA2, AVDD_PLAT (1.8 V)	30	mW	1, 8
PLL DDR	.	AVDD_D1 (1.8 V)	30	mW	1, 8
PLL SerDes	.	AVDD_SD1_PLL1, AVDD_SD1_PLL2, AVDD_SD2_PLL1, AVDD_SD2_PLL2 (1.35 V)	100	mW	1, 8
Interrupts (IRQ)	.	OVDD (1.8 V)	4	mW	1
		DVDD (1.8 V)	9	mW	
		DVDD (3.3 V)	18	mW	
		LVDD (2.5 V)	2	mW	
		LVDD (1.8 V)	1	mW	
Ethernet management interface 1	.	LVDD (2.5 V)	3	mW	1
		LVDD (1.8 V)	2	mW	
Ethernet management interface 2	.	TVDD (2.5 V)	3	mW	1
		TVDD (1.8 V)	2	mW	
		TVDD (1.2 V)	2	mW	
TA_PROG_SFP	.	TA_PROG_SFP (1.8 V)	173	mW	6
TH_VDD	.	TH_VDD (1.8 V)	18	mW	

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

## Notes:

1. The typical values are estimates and based on simulations at nominal recommended voltage for the I/O power supply and assuming 105°C junction temperature.
2. Typical DDR4 power numbers are based on two Rank DIMM with 40% utilization.
3. The total power numbers of XVDD is dependent on customer application use case. This table lists all the SerDes configurations possible for the device. To get the X1VDD power numbers, the user should add the combined lanes to match to the total SerDes Lanes used, not simply multiply the power numbers by the number of lanes.
4. GPIOs are supported on OVDD, LVDD, DVDD, TVDD and EVDD power rails.
5. USB power supply pins are shared between three USB controllers.
6. The maximum power requirement is during programming. No active power beyond leakage levels should be drawn and the supply must be grounded when not programming.
7. Typical DDR4 power numbers are based on single Rank DIMM with 40% utilization.
8. Assuming 15 pF total capacitance load per pin.

**Table 11. TA\_BB\_VDD power dissipation**

Supply	Maximum	Unit	Notes
TA_BB_VDD (SoC off, 40°C)	40	μW	1
TA_BB_VDD (SoC off, 70°C)	55	μW	1

## Note:

1. When SoC is off, TA\_BB\_VDD may be supplied by battery power to retain the Zeroizable Master Key and other trust architecture state. Board should implement a PMIC, which switches TA\_BB\_VDD to battery when SoC is powered down. See the Device reference manual trust architecture chapter for more information.

### 3.6 Power-on ramp rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid excess in-rush current.

This table provides the power supply ramp rate specifications.

**Table 12. Power supply ramp rate**

Parameter	Min	Max	Unit	Notes
Required ramp rate for all voltage supplies (including OV <sub>DD</sub> /DV <sub>DD</sub> /G1V <sub>DD</sub> /SV <sub>DD</sub> /XV <sub>DD</sub> /LV <sub>DD</sub> /EV <sub>DD</sub> /TV <sub>DD</sub> all core and platform V <sub>DD</sub> supplies, TA_PROG_SFP, and all AV <sub>DD</sub> supplies.)	–	25	V/ms	1, 2
Required ramp rate for TA_PROG_SFP	–	25	V/ms	1, 2
Required ramp rate for USB_HVDD	–	26.7	V/ms	1, 2

## Notes:

1. Ramp rate is specified as a linear ramp from 10% to 90%. If non-linear (for example, exponential), the maximum rate of change from 200 mV to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.
2. Over full recommended operating temperature range. See Table 4.

## 3.7 Input clocks

### 3.7.1 System clock (SYSCLK)

This section describes the system clock DC electrical characteristics and AC timing specifications.

#### 3.7.1.1 SYSCLK DC electrical characteristics

This table provides the SYSCLK DC characteristics.

**Table 13. SYSCLK DC electrical characteristics**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times OV_{DD}$	–	–	V	1
Input low voltage	$V_{IL}$	–	–	$0.3 \times OV_{DD}$	V	1
Input capacitance	$C_{IN}$	–	7	12	pF	–
Input current ( $V_{IN} = 0$ V or $V_{IN} = V_{DD}$ )	$I_{IN}$	–	–	$\pm 50$	$\mu$ A	2

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 4.
2. At recommended operating conditions with  $OV_{DD} = 1.8$  V. See Table 4.

#### 3.7.1.2 SYSCLK AC timing specifications

This table provides the SYSCLK AC timing specifications.

**Table 14. SYSCLK AC timing specifications <sup>(1)</sup>**

Parameter/condition	Symbol	Min	Typ	Max	Unit	Notes
SYSCLK frequency	$f_{SYSCLK}$		100.0		MHz	1
SYSCLK cycle time	$t_{SYSCLK}$		10.0		ns	1
SYSCLK duty cycle	$t_{KHK}/t_{SYSCLK}$	40	–	60	%	1
SYSCLK slew rate	–	1	–	4	V/ns	2
SYSCLK peak period jitter	–	–	–	$\pm 150$	ps	–
SYSCLK jitter phase noise at -56 dBc	–	–	–	500	kHz	3
AC Input Swing Limits at 1.8 V $OV_{DD}$	$\Delta V_{AC}$	1.08	–	1.8	V	–

Notes:

1. Measured at the rising edge and/or the falling edge at  $OV_{DD}/2$ .
2. Slew rate as measured from  $0.35 \times OV_{DD}$  to  $0.65 \times OV_{DD}$ .
3. Phase noise is calculated as FFT of TIE jitter.
4. At recommended operating conditions with  $OV_{DD} = 1.8$  V. See Table 4.

### 3.7.1.3 USB 3.0 reference clock requirements

This table summarizes the requirements of the reference clock provided to the USB 3.0 SSPHY. There are two options for the reference clock of USB PHY: SYSCLK or DIFF\_SYSCLK/DIFF\_SYSCLK\_B. The following table provides the additional requirements when SYSCLK or DIFF\_SYSCLK/DIFF\_SYSCLK\_B is used as USB REFCLK. This table can also be used for 100 MHz reference clock requirements.

**Table 15. Reference clock requirements**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Reference clock frequency offset	FREF_OFFSET	-300	–	300	ppm	–
Reference clock random jitter (RMS)	RMSJREF_CLK	–	–	3	ps	1, 2
Reference clock deterministic jitter	DJREF_CLK	–	–	150	ps	3
Duty cycle	DCREF_CLK	40	–	60	%	–

Notes:

1. 1.5 MHz to Nyquist frequency. For example, for 100 MHz reference clock, the Nyquist frequency is 50 MHz.
2. The peak-to-peak Rj specification is calculated as 14.069 times the RMS Rj for 10-12 BER.
3. DJ across all frequencies.

### 3.7.2 Spread-spectrum sources

Spread-spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter to diffuse the EMI spectral content.

The jitter specification given in this table considers short-term (cycle-to-cycle) jitter only. The clock generator's cycle-to-cycle output jitter should meet the chip's input cycle-to-cycle jitter requirement.

Frequency modulation and spread are separate concerns; the chip is compatible with spread-spectrum sources if the recommendations listed in this table are observed.

**Table 16. Spread-spectrum clock source recommendations <sup>(1)</sup>**

Parameter	Min	Max	Unit	Notes
Frequency modulation	–	60	kHz	–
Frequency spread	–	1.0	%	–

Note:

1. At recommended operating conditions with OVDD = 1.8 V. See Table 4.

#### CAUTION

The processor's minimum and maximum SYSCLK and core/ platform/DDR frequencies must not be exceeded, regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated core/platform/DDR frequency should use only down-spreading to avoid violating the stated limits.

### 3.7.3 Real-time clock timing (RTC)

The real-time clock timing (RTC) input is sampled by the platform clock. The output of the sampling latch is then used as an input to the Watchdog, Flextimer, 1588 Timer and snvs unit; there is no need for jitter specification. The minimum period of the RTC signal should be greater than or equal to 16x the period of the platform clock with a 50% duty cycle. There is no minimum RTC frequency; RTC may be pulled to ground, if not needed.

### 3.7.4 Gigabit Ethernet reference clock timing

This table provides the Ethernet gigabit reference clock DC electrical characteristics with  $V_{DD} = 2.5\text{ V} / 1.8\text{ V}$ .

**Table 17. EC<sub>n</sub>\_GTX\_CLK125 DC electrical characteristics ( $V_{DD} = 2.5\text{ V} / 1.8\text{ V}$ ) <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times V_{DD}$	–	–	V	2
Input low voltage	$V_{IL}$	–	–	$0.2 \times V_{DD}$	V	2
Input capacitance	$C_{IN}$	–	–	6	pF	–
Input current ( $V_{IN} = 0\text{ V}$ or $V_{IN} = V_{DD}$ )	$I_{IN}$	–	–	$\pm 50$	$\mu\text{A}$	3

Notes:

- For recommended operating conditions, see Table 4.
- The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $V_{IN}$  values found in Table 4.
- The symbol  $V_{IN}$ , in this case, represents the  $V_{IN}$  symbol referenced in Table 4.

This table provides the Ethernet gigabit reference clock AC timing specifications.

**Table 18. EC<sub>n</sub>\_GTX\_CLK125 AC timing specifications <sup>(1)</sup>**

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC <sub>n</sub> _GTX_CLK125 frequency	$f_{G125}$	125 - 100 ppm	125	125 + 100 ppm	MHz	–
EC <sub>n</sub> _GTX_CLK125 cycle time	$t_{G125}$	--	8	--	ns	–
EC <sub>n</sub> _GTX_CLK125 rise and fall time	$t_{G125R}/t_{G125F}$	–	–	0.75	ns	2
EC <sub>n</sub> _GTX_CLK125 duty cycle 1000Base-T for RGMII	$t_{G125H}/t_{G125}$	40	–	60	%	3

Notes:

- At recommended operating conditions with  $V_{DD} = 1.8\text{ V} \pm 90\text{mV} / 2.5\text{ V} \pm 125\text{ mV}$ . See Table 4.
- Rise times are measured from 20% of  $V_{DD}$  to 80% of  $V_{DD}$ . Fall times are measured from 80% of  $V_{DD}$  to 20% of  $V_{DD}$ .
- EC<sub>n</sub>\_GTX\_CLK125 is used to generate the GTX clock for the Ethernet transmitter. See [RGMII AC timing specifications](#) for duty cycle for the 10Base-T and 100Base-T reference clocks.

### 3.7.5 DDR clock (DDRCLK)

This section provides the DDRCLK DC electrical characteristics and AC timing specifications.

#### 3.7.5.1 DDRCLK DC electrical characteristics

This table provides the DDRCLK DC electrical characteristics.

**Table 19. DDRCLK DC electrical characteristics <sup>(3)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times OV_{DD}$	–	–	V	1
Input low voltage	$V_{IL}$	–	–	$0.3 \times OV_{DD}$	V	1
Input capacitance	$C_{IN}$	–	7	12	pF	–
Input current ( $V_{IN} = 0\text{ V}$ or $V_{IN} = OV_{DD}$ )	$I_{IN}$	–	–	$\pm 50$	$\mu\text{A}$	2

Notes:

- The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 4.
- The symbol  $OV_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 4.
- At recommended operating conditions with  $OV_{DD} = 1.8\text{ V}$ . See Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.7.5.2 DDRCLK AC timing specifications

This table provides the DDRCLK AC timing specifications.

**Table 20. DDRCLK AC timing specifications** <sup>(5)</sup>

Parameter/Condition	Symbol	Min	Typ	Max	Unit	Notes
DDRCLK frequency	$f_{\text{DDRCLK}}$		100.0		MHz	1, 2
DDRCLK cycle time	$t_{\text{DDRCLK}}$		10.0		ns	1, 2
DDRCLK duty cycle	$t_{\text{KHK}}/t_{\text{DDRCLK}}$	40	–	60	%	2
DDRCLK slew rate	–	1	–	4	V/ns	3
DDRCLK peak period jitter	–	–	–	$\pm 150$	ps	–
DDRCLK jitter phase noise at -56 dBc	–	–	–	500	kHz	4
AC Input Swing Limits at 1.8 V $OV_{\text{DD}}$	$\Delta V_{\text{AC}}$	1.08	–	1.8	V	–

Notes:


- Caution:** The relevant clock ratio settings must be chosen such that the resulting DDRCLK frequencies do not exceed their respective maximum or minimum operating frequencies.
- Measured at the rising edge and/or the falling edge at  $OV_{\text{DD}}/2$ .
- Slew rate as measured from  $0.35 \times OV_{\text{DD}}$  to  $0.65 \times OV_{\text{DD}}$ .
- Phase noise is calculated as FFT of TIE jitter.
- At recommended operating conditions with  $OV_{\text{DD}} = 1.8\text{V}$ . See Table 4.

### 3.7.6 Differential system clock (DIFF\_SYSCLK/DIFF\_SYSCLK\_B) timing specifications

Single Source clocking mode requires single onboard oscillator to provide reference clock input to Differential System clock pair (DIFF\_SYSCLK/DIFF\_SYSCLK\_B).

This Differential clock pair input provides clock to Core, Platform, DDR and USB PLL's This figure shows a receiver reference diagram of the Differential System clock.

**Figure 10. LVDS receiver**



This section provides the differential system clock DC and AC timing specifications.

3.7.6.1 Differential system clock DC electrical characteristics

The differential system clock receiver voltage requirements are as specified in the [Recommended operating conditions](#) table.

The differential system clock can also be single-ended. For this, DIFF\_SYCLK\_B should be connected to OV<sub>DD</sub>/2.

This table provides the differential system clock (DIFF\_SYCLK/DIFF\_SYCLK\_B) DC specifications.


**Table 21. Differential system clock DC electrical characteristics <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage swing	V <sub>id</sub>	100	-	600	mV	2
Input common mode voltage	V <sub>icm</sub>	50	-	1570	mV	-
Power supply current	I <sub>cc</sub>	-	-	5	mA	-
Input capacitance	C <sub>in</sub>	1.45	1.5	1.55	pF	-

Notes:

- At recommended operating conditions with OV<sub>DD</sub> = 1.8 V, see Table 4 for details.
- Input differential voltage swing (V<sub>id</sub>) specified is equal to |V<sub>DIFF\_SYCLK\_P</sub> - V<sub>DIFF\_SYCLK\_N</sub>|

**Figure 11. DIFF\_SYCLK input DC requirements (external DC-coupled)**



3.7.6.2 Differential system clock AC timing specifications

Spread spectrum clocking is not supported on differential system clock pair input.

This table provides the differential system clock (DIFF\_SYCLK/DIFF\_SYCLK\_B) AC specifications.

**Table 22. Differential system clock AC electrical characteristics <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
DIFF_SYCLK/DIFF_SYCLK_B frequency range	t <sub>DIFF_SYCLK</sub>	-	100	-	MHz	-
DIFF_SYCLK/DIFF_SYCLK_B frequency tolerance	t <sub>DIFF_TOL</sub>	-300	-	+300	ppm	-
Duty cycle	t <sub>DIFF_DUTY</sub>	40	50	60	%	-

Notes:

- This is evaluated with supply noise profile at +/- 5% sine wave

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

- At recommended operating conditions with  $OV_{DD} = 1.8\text{ V}$ , see Table 4.

### 3.7.7 Other input clocks

A description of the overall clocking of this device is available in the chip reference manual in the form of a clock subsystem block diagram. For information about the input clock requirements of functional sourced external of the chip, such as SerDes, Ethernet management, eSDHC, and IFC, see the specific interface section.

## 3.8 RESET initialization

This table provides the AC timing specifications for the RESET initialization timing.

**Table 23. RESET Initialization timing specifications**

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of PORESET_B after all power rails are stable	1	–	ms	1
Required input assertion time of HRESET_B	32	–	SYCLKs	2, 3
Maximum rise/fall time of HRESET_B	–	10	SYCLK	4
Maximum rise/fall time of PORESET_B	–	1	SYCLK	4
Input setup time for POR configs (other than <code>cfg_eng_use0</code> ) with respect to negation of PORESET_B	4	–	SYCLKs	2, 5
Input hold time for all POR configs with respect to negation of PORESET_B	2	–	SYCLKs	2
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of PORESET_B	–	5	SYCLKs	2

Notes:

- PORESET\_B must be driven asserted before the core and platform power supplies are powered up.
- SYCLK is the primary clock input for the chip.
- The device asserts HRESET\_B as an output when PORESET\_B is asserted to initiate the power-on reset process. The device releases HRESET\_B sometime after PORESET\_B is deasserted. The exact sequencing of HRESET\_B deassertion is documented in the reference manual's "Power-on Reset Sequence" section.
- The system/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.
- For proper clock selection, terminate `cfg_eng_use0` with a pull up or pull down of 4.7 k $\Omega$  to ensure that the signal will have a valid state as soon as the IO voltage reach its operating condition.
- For HRESET\_B the rise/fall time should not exceed 10 SYCLKs. Rise time refers to signal transitions from 20% to 70% of O1VDD. Fall time refers to transitions from 70% to 20% of O1VDD.
- For PORESET\_B the rise/fall time should not exceed 1 SYCLK. Rise time refers to signal transitions from 20% to 70% of OVDD. Fall time refers to transitions from 70% to 20% of OVDD.

### 3.9 DDR4 SDRAM controller

This section describes the DC and AC electrical specifications for the DDR4 SDRAM controller interface. Note that the required  $G1V_{DD}(\text{typ})$  voltage is 1.2 V when interfacing to DDR4 SDRAM.

#### 3.9.1 DDR4 SDRAM interface DC electrical characteristics

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR4 SDRAM.

**Table 24. DDR4 SDRAM interface DC electrical characteristics ( $G1V_{DD} = 1.2 \text{ V}$ ) <sup>(1)</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input low	$V_{IL}$	–	$0.7 \times G1V_{DD} - 0.175$	V	3
Input high	$V_{IH}$	$0.7 \times G1V_{DD} + 0.175$	–	V	3
I/O leakage current	$I_{OZ}$	-200	200	$\mu\text{A}$	

Notes:

- $G1V_{DD}$  is expected to be within 60 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- $V_{TT}$  and  $V_{REFCA}$  are applied directly to the DRAM device. Both  $V_{TT}$  and  $V_{REFCA}$  voltages must track  $G1V_{DD}/2$ .
- Input capacitance load for DQ, DQS, and DQS\_B are available in the IBIS models.
- See the IBIS model for the complete output IV curve characteristics.
- Output leakage is measured with all outputs disabled,  $0\text{V} \leq V_{OUT} \leq G1V_{DD}$
- For recommended operating conditions, see Table 4.

#### 3.9.2 DDR4 SDRAM interface AC timing specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports DDR4 memories. Note that the required  $G1V_{DD}(\text{typ})$  voltage is 1.2 V when interfacing to DDR4 SDRAM.

##### 3.9.2.1 DDR4 SDRAM interface input AC timing specifications

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR4 SDRAM.

**Table 25. DDR4 SDRAM interface input AC timing specifications <sup>(1)</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
AC input low voltage $\leq 2100 \text{ MT/s}$ data rate	$V_{ILAC}$	–	$0.7 \times G1V_{DD} - 0.175$	V	–
AC input high voltage $\leq 2100 \text{ MT/s}$ data rate	$V_{IHAC}$	$0.7 \times G1V_{DD} + 0.175$	–	V	–

Note:

- For recommended operating conditions, see Table 4.

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR4 SDRAM.

**Table 26. DDR4 SDRAM interface input AC timing specifications <sup>(3)</sup>**


Parameter	Symbol	Min	Max	Unit	Notes
Controller skew for MDQS-MDQ/MECC	$t_{CISKEW}$	-	-	ps	1
2100 MT/s data rate		-80	80		
1800 MT/s data rate		-93	93		
1600 MT/s data rate		-112	112		
1300 MT/s data rate		-125	125		
Tolerated Skew for MDQS-MDQ/MECC	$t_{DISKEW}$	-	-	ps	2
2100 MT/s data rate		-154	154		
1800 MT/s data rate		-175	175		
1600 MT/s data rate		-200	200		
1300 MT/s data rate		-250	250		

Notes:

- $t_{CISKEW}$  represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This must be subtracted from the total timing budget.
- The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called  $t_{DISKEW}$ . This can be determined by the following equation:  $t_{DISKEW} = \pm(T \div 4 - \text{abs}(t_{CISKEW}))$  where T is the clock period and  $\text{abs}(t_{CISKEW})$  is the absolute value of  $t_{CISKEW}$ .
- For recommended operating conditions, see Table 4.

This figure shows the DDR4 SDRAM interface input timing diagram.

**Figure 12. DDR4 SDRAM interface input timing diagram**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

3.9.2.2 DDR4 SDRAM interface output AC timing specifications

This table contains the output AC timing targets for the DDR4 SDRAM interface.

**Table 27. DDR4 SDRAM interface output AC timing specifications (G1V<sub>DD</sub> = 1.2 V) <sup>(7)</sup>**

Parameter	Symbol <sup>(1)</sup>	Min	Max	Unit	Notes
MCK[n] cycle time	t <sub>MCK</sub>	952	1538	ps	2
ADDR/CMD/CNTL output setup with respect to MCK	t <sub>DDKHAS</sub>	–	–	ps	3
2100 MT/s data rate		350	–		
1800 MT/s data rate		410	–		
1600 MT/s data rate		495	–		
1300 MT/s data rate		606	–		
ADDR/CMD/CNTL output hold with respect to MCK	t <sub>DDKHAX</sub>	–	–	ps	3
2100 MT/s data rate		350	–		
1800 MT/s data rate		390	–		
1600 MT/s data rate		495	–		
1300 MT/s data rate		606	–		
MCK to MDQS Skew	t <sub>DDKMHM</sub>	-150	150	ps	4,7
MDQ/MECC/MDM output data eye	t <sub>DDKXEYE</sub>	–	–	ps	5
2100 MT/s data rate		320	–		
1800 MT/s data rate		350	–		
1600 MT/s data rate		400	–		
1300 MT/s data rate		500	–		
MDQS preamble	t <sub>DDKHMP</sub>	0.9 x t <sub>MCK</sub>	–	ps	–
MDQS postamble	t <sub>DDKHME</sub>	0.4 x t <sub>MCK</sub>	0.6 x t <sub>MCK</sub>	ps	–

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- All MCK/MCK\_B and MDQS/MDQS\_B referenced measurements are made from the crossing of the two signals.
- ADDR/CMD/CNTL includes all DDR SDRAM output signals except MCK/MCK\_B, MCS\_B, and MDQ/MECC/MDM/MDQS.
- Note that t<sub>DDKMHM</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKMHM</sub> describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t<sub>DDKMHM</sub> can be modified through control of the MDQS override bits (called WR\_DATA\_DELAY) in the TIMING\_CFG\_2 register. This is typically set to the same delay as in DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the chip reference manual for a description and explanation of the timing modifications enabled by the use of these bits.
- Available eye for data (MDQ), ECC (MECC), and data mask (MDM) outputs at the pin of the processor. Memory controller will center the strobe (MDQS) in the available data eye at the DRAM (end point) during the initialization.
- Note that this is required to program the start value of the DQS adjust for write leveling.
- For recommended operating conditions, see Table 4.


An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

NOTE

For the ADDR/CMD/CNTL setup and hold specifications in Table 27, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.


This figure shows the DDR4 SDRAM interface output timing for the MCK to MDQS skew measurement ( $t_{DDKHMH}$ ).

Figure 13.  $t_{DDKHMH}$  timing diagram



This figure shows the DDR4 SDRAM output timing diagram.

Figure 14. DDR4 output timing diagram



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.10 Ethernet interface, Ethernet management interface, IEEE Std 1588™

This section describes the DC and AC electrical characteristics for the Ethernet controller, Ethernet management, and IEEE Std 1588 interfaces.

#### 3.10.1 SGMII interface

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of the chip, as shown in Figure 15. Figure 15. 4-wire AC-coupled SGMII serial link connection example, where  $C_{TX}$  is the external (on board) AC-coupled capacitor. Each SerDes transmitter differential pair features 100-Ω output impedance.

Each input of the SerDes receiver differential pair features 50-Ω on-die termination to GND. The reference circuit of the SerDes transmitter and receiver is shown in Figure 85.

##### 3.10.1.1 SGMII clocking requirements for $SDn\_REF\_CLK1\_P$ and $SDn\_REF\_CLK1\_N$

When operating in SGMII mode, the  $ECn\_GTX\_CLK125$  clock is not required for this port. Instead, a SerDes reference clock is required on  $SDn\_REF\_CLK[1:2]_P$  and  $SDn\_REF\_CLK[1:2]_N$  pins. SerDes lanes may be used for SerDes SGMII configurations based on the RCW Configuration field  $SRDS\_PRTCL$ . For more information on these specifications, see SerDes reference clocks

##### 3.10.1.2 SGMII DC electrical characteristics

This section describes the electrical characteristics for the SGMII interface.

###### 3.10.1.2.1 SGMII and SGMII 2.5G transmit DC specifications

This table describes the SGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs ( $SDn\_TXn\_P$  and  $SDn\_TXn\_N$ ) as shown in Figure 16

**Table 28. SGMII DC transmitter electrical characteristics ( $XnV_{DD} = 1.35\text{ V}$ )<sup>(4)</sup>**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Output high voltage	$V_{OH}$	-	-	$1.5 \times  V_{OD} _{-max}$	mV	1
Output low voltage	$V_{OL}$	$ V_{OD} _{-min}/2$	-	-	mV	1
Output differential voltage (2,3,5) ( $XV_{DD}$ -Typ at 1.35 V)	$ V_{OD} $	320	500.0	725.0	mV	TECR0[AMP_RED]=0b00 0000
		293.8	459.0	665.6		TECR0[AMP_RED]=0b00 0001
		266.9	417.0	604.7		TECR0[AMP_RED]=0b00 0011
		240.6	376.0	545.2		TECR0[AMP_RED]=0b00 0010
		213.1	333.0	482.9		TECR0[AMP_RED]=0b00 0110
		186.9	292.0	423.4		TECR0[AMP_RED]=0b00 0111
		160.0	250.0	362.5		TECR0[AMP_RED]=0b01 0000
Output impedance (differential)	$R_O$	80	100	120	Ω	-


Notes:

- This does not align to DC-coupled SGMII.
- $|V_{OD}| = |V_{SD\_TXn\_P} - V_{SD\_TXn\_N}|$ .  $|V_{OD}|$  is also referred to as output differential peak voltage.  $V_{TX-DIFF-P-P} = 2 \times |V_{OD}|$ .
- The  $|V_{OD}|$  value shown in the Typ column is based on the condition of  $XV_{DD\_SRDSn}$ -Typ = 1.35 V, no common mode offset variation. SerDes transmitter is terminated with 100-Ω differential load between  $SDn\_TXn\_P$  and  $SDn\_TXn\_N$ .
- For recommended operating conditions, see Table 4.
- Example amplitude reduction setting for SGMII on SerDes1 lane A:  $LNATECR0[AMP\_RED] = 0b000001$  for an output differential voltage of 459 mV typical.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


This figure shows an example of a 4-wire AC-coupled SGMII serial link connection.

**Figure 15. 4-wire AC-coupled SGMII serial link connection example**



This figure shows the SGMII transmitter DC measurement circuit.

**Figure 16. SGMII transmitter DC measurement circuit**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This table defines the SGMII 2.5G transmitter DC electrical characteristics for 3.125 GBaud.

**Table 29. SGMII 2.5G transmitter DC electrical characteristics ( $XnV_{DD} = 1.35\text{ V}$ ) <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Output differential voltage	$ V_{OD} $	400	-	600	mV	
Output impedance (differential)	$R_O$	80	100	120	$\Omega$	-

Notes:

- For recommended operating conditions, see Table 4.

### 3.10.1.2.2 SGMII and SGMII 2.5G DC receiver electrical characteristics

This table lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. Clock is recovered from the data.

**Table 30. SGMII DC receiver electrical characteristics <sup>(4)</sup>**

Parameter	Symbol	Min	Typ	Max	Unit	Notes	
DC input voltage range	-	N/A			-	1	
Input differential voltage	REIDL_TH = 001	$V_{RX\_DIFFp-p}$	100	-	1200	mV	2, 5
	REIDL_TH = 100		175	-			
Loss of signal threshold	REIDL_TH = 001	$V_{LOS}$	30	-	100	mV	3, 5
	REIDL_TH = 100		65	-	175		
Receiver differential input impedance	$Z_{RX\_DIFF}$	80	-	120	$\Omega$	-	

Notes:

- Input must be externally AC coupled.
- $V_{RX\_DIFFp-p}$  is also referred to as peak-to-peak input differential voltage.
- The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. See [PCI Express DC physical layer receiver specifications](#), and [PCI Express AC physical layer receiver specifications](#), for further explanation.
- For recommended operating conditions, see Table 4.
- The REIDL\_TH shown in the table refers to the chip's SRDSxLNmGCR1[REIDL\_TH] bit field.

This table defines the SGMII 2.5G receiver DC electrical characteristics for 3.125 GBaud.

**Table 31. SGMII 2.5G receiver DC timing specifications <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage	$V_{RX\_DIFFp-p}$	200	-	1200	mV	-
Loss of signal threshold	$V_{LOS}$	75	-	200	mV	-
Receiver differential input impedance	$Z_{RX\_DIFF}$	80	-	120	$\Omega$	-

Notes:

- For recommended operating conditions, see Table 4.

3.10.1.3 SGMII AC timing specifications

This section describes the AC timing specifications for the SGMII interface.

3.10.1.3.1 SGMII and SGMII 2.5G transmit AC timing specifications

This table provides the SGMII and SGMII 2.5G transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

Table 32. SGMII transmit AC timing specifications <sup>(4)</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Deterministic jitter	JD	-	-	0.17	UI p-p	-
Total jitter	JT	-	-	0.35	UI p-p	2
Unit Interval: 1.25 GBaud (SGMII)	UI	800 - 100 ppm	800	800 + 100 ppm	ps	1
Unit Interval: 3.125 GBaud (2.5G SGMII)	UI	320 - 100 ppm	320	320 + 100 ppm	ps	1
AC coupling capacitor	C <sub>TX</sub>	10	-	200	nF	3


Notes:

- Each UI is 800 ps ± 100 ppm or 320 ps ± 100 ppm.
- See Figure 18 for single frequency sinusoidal jitter measurements.
- The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter output.
- For recommended operating conditions, see Table 4.

3.10.1.3.2 SGMII AC measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD<sub>n</sub>\_TX<sub>n</sub>\_P and SD<sub>n</sub>\_TX<sub>n</sub>\_N) or at the receiver inputs (SD<sub>n</sub>\_RX<sub>n</sub>\_P and SD<sub>n</sub>\_RX<sub>n</sub>\_N) respectively, as shown in this figure.

Figure 17. SGMII AC test/measurement load



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

3.10.1.3.3 SGMII and SGMII 2.5G receiver AC timing specifications

This table provides the SGMII and SGMII 2.5G receiver AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

**Table 33. SGMII receiver AC timing specifications** <sup>(3)</sup>


Parameter	Symbol	Min	Typ	Max	Unit	Notes
Deterministic jitter tolerance	J <sub>D</sub>	-	-	0.37	UI p-p	1
Combined deterministic and random jitter tolerance	J <sub>DR</sub>	-	-	0.55	UI p-p	1
Total jitter tolerance	J <sub>T</sub>	-	-	0.65	UI p-p	1, 2
Bit error ratio	BER	-	-	10 <sup>-12</sup>	-	-
Unit Interval: 1.25 GBaud (SGMII)	UI	800 - 100 ppm	800	800 + 100 ppm	ps	1
Unit Interval: 3.125 GBaud (2.5G SGMII)	UI	320 - 100 ppm	320	320 + 100 ppm	ps	1

Notes:

1. Measured at receiver
2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 1. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.
3. For recommended operating conditions, see Table 4.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of this figure.

**Figure 18. Single-frequency sinusoidal jitter limits**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.10.2 QSGMII interface

This section describes the QSGMII clocking and its DC and AC electrical characteristics.

#### 3.10.2.1 QSGMII clocking requirements for SD<sub>n</sub>\_REF\_CLK<sub>n</sub> and SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_B

For more information on these specifications, see [SerDes reference clocks](#).

#### 3.10.2.2 QSGMII DC electrical characteristics

This section discusses the electrical characteristics for the QSGMII interface.

##### 3.10.2.2.1 QSGMII transmitter DC specifications

This table describes the QSGMII SerDes transmitter AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD<sub>n</sub>\_TX<sub>n</sub> and SD<sub>n</sub>\_TX<sub>n</sub>\_B).

**Table 34. QSGMII DC transmitter electrical characteristics (X<sub>n</sub>V<sub>DD</sub> = 1.35V) (1)**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Output differential voltage	V <sub>DIFF</sub>	400	-	900	mV	-
Differential resistance	T <sub>RD</sub>	80	100	120	Ω	-

Notes:

- For recommended operating conditions, see Table 4.

##### 3.10.2.2.2 QSGMII DC receiver electrical characteristics

This table defines the QSGMII receiver DC electrical characteristics.

**Table 35. QSGMII receiver DC timing specifications (1)**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage	V <sub>DIFF</sub>	100	-	900	mV	-
Differential resistance	R <sub>RDIN</sub>	80	100	120	Ω	-

Notes:

- For recommended operating conditions, see Table 4.

#### 3.10.2.3 QSGMII AC timing specifications

This section discusses the AC timing specifications for the QSGMII interface.

##### 3.10.2.3.1 QSGMII transmit AC timing specifications

This table provides the QSGMII transmitter AC timing specifications.

**Table 36. QSGMII transmit AC timing specifications (1)**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Transmitter baud rate	T <sub>BAUD</sub>	5.000 - 100 ppm	5.000	5.000 + 100 ppm	Gb/s	-
Uncorrelated high probability jitter	T <sub>UHPJ</sub>	-	-	0.15	UI p-p	-
Total jitter tolerance	J <sub>T</sub>	-	-	0.30	UI p-p	-

Notes:

- For recommended operating conditions, see Table 4.

### 3.10.2.3.2 QSGMII receiver AC timing Specification

This table provides the QSGMII receiver AC timing specifications.

**Table 37. QSGMII receive AC timing specifications** <sup>(2)</sup>


Parameter	Symbol	Min	Typ	Max	Unit	Notes
Receiver baud rate	RBAUD	5.000 - 100 ppm	5.000	5.000 + 100 ppm	Gb/s	-
Uncorrelated bounded high probability jitter	R <sub>DJ</sub>	-	-	0.15	UI p-p	-
Correlated bounded high probability jitter	R <sub>CBHPJ</sub>	-	-	0.30	UI p-p	1
Bounded high probability jitter	R <sub>BHPJ</sub>	-	-	0.45	UI p-p	-
Sinusoidal jitter, maximum	R <sub>SJ-max</sub>	-	-	5.00	UI p-p	-
Sinusoidal jitter, high frequency	R <sub>SJ-hf</sub>	-	-	0.05	UI p-p	-
Total jitter (does not include sinusoidal jitter)	R <sub>Tj</sub>	-	-	0.60	UI p-p	-

Notes:

1. The jitter (R<sub>CBHPJ</sub>) and amplitude have to be correlated, for example, by a PCB trace.
2. For recommended operating conditions, see Table 4.

The sinusoidal jitter may have any amplitude and frequency in the unshaded region of this figure.

**Figure 19. QSGMII single-frequency sinusoidal jitter limits**



## 3.10.3 XFI interface

This section describes the XFI clocking requirements and its DC and AC electrical characteristics.

### 3.10.3.1 XFI clocking requirements for SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_P and SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_N

Only SerDes 1 (SD<sub>1</sub>\_REF\_CLK[1:2]\_P and SD<sub>1</sub>\_REF\_CLK[1:2]\_N) may be used for SerDes XFI configurations based on the RCW configuration field SRDS\_PRTCL.

For more information on these specifications, see [SerDes reference clocks](#).

### 3.10.3.2 XFI DC electrical characteristics

This section describes the DC electrical characteristics for XFI.

#### 3.10.3.2.1 XFI transmitter DC electrical characteristics

This table defines the XFI transmitter DC electrical characteristics.

**Table 38. XFI transmitter DC electrical characteristics (XV<sub>DD</sub> = 1.35 V) <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Output differential voltage	V <sub>TX-DIFF</sub>	360	-	770	mV	- LNmTECR 0[AMP_RE D] = 0b000111
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO-1.14dB</sub>	0.6	1.1	1.6	dB	- LNmTECR 0[RATIO_P ST1Q]=0b0 0011
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO-3.5dB</sub>	3	3.5	4	dB	- LNmTECR 0[RATIO_P ST1Q]=0b0 1000
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO-4.66dB</sub>	4.1	4.6	5.1	dB	- LNmTECR 0[RATIO_P ST1Q]=0b0 1010
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO-6.0dB</sub>	5.5	6.0	6.5	dB	- LNmTECR 0[RATIO_P ST1Q]=0b0 1100
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO-9.5dB</sub>	9	9.5	10	dB	- LNmTECR 0[RATIO_P ST1Q]=0b1 0000
Differential resistance	T <sub>RD</sub>	80	100	120	Ω	-

Notes:

- For recommended operating conditions, see Table 4.

#### 3.10.3.2.2 XFI receiver DC electrical characteristics

This table defines the XFI receiver DC electrical characteristics.

**Table 39. XFI receiver DC electrical characteristics <sup>2</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage	V <sub>RX-DIFF</sub>	110	-	1050	mV	1
Differential resistance	R <sub>RD</sub>	80	100	120	Ω	-

Notes:

- Measured at receiver
- For recommended operating conditions, see Table 4.

### 3.10.3.3 XFI AC timing specifications

This section describes the AC timing specifications for XFI.

#### 3.10.3.3.1 XFI transmitter AC timing specifications

This table defines the XFI transmitter AC timing specifications. RefClk jitter is not included.

**Table 40. XFI transmitter AC timing specifications <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit
Transmitter baud rate	T <sub>BAUD</sub>	10.3125 - 100ppm	10.3125	10.3125 + 100ppm	Gb/s
Unit Interval	UI	-	96.96	-	ps
Deterministic jitter	D <sub>J</sub>	-	-	0.15	UI p-p
Total jitter	T <sub>J</sub>	-	-	0.30	UI p-p

Note:

- For recommended operating conditions, see Table 4.

#### 3.10.3.3.2 XFI receiver AC timing specifications

This table defines the XFI receiver AC timing specifications. RefClk jitter is not included.

**Table 41. XFI receiver AC timing specifications <sup>(3)</sup>**


Parameter	Symbol	Min	Typical	Max	Unit	Notes
Receiver baud rate	R <sub>BAUD</sub>	10.3125 - 100ppm	10.3125	10.3125 + 100ppm	Gb/s	-
Unit Interval	UI	-	96.96	-	ps	-
Total non-EQJ jitter	T <sub>NON-EQJ</sub>	-	-	0.45	UI p-p	1
Total jitter tolerance	T <sub>J</sub>	-	-	0.65	UI p-p	1, 2

Notes:

- The total jitter (T<sub>J</sub>) consists of Random Jitter (R<sub>J</sub>), Duty Cycle Distortion (DCD), Periodic Jitter (P<sub>J</sub>), and Inter symbol Interference (ISI). Non-EQJ jitter can include duty cycle distortion (DCD), random jitter (R<sub>J</sub>), and periodic jitter (P<sub>J</sub>). Non-EQJ jitter is uncorrelated to the primary data stream with exception of the DCD and so cannot be equalized by the receiver under test. It can exhibit a wide spectrum. Non - EQJ = T<sub>J</sub> - ISI = R<sub>J</sub> + DCD + P<sub>J</sub>
- The XFI channel has a loss budget of 9.6 dB @5.5GHz. The channel loss including connector @ 5.5GHz is 6dB. The channel crosstalk and reflection margin is 3.6dB. Manual tuning of TX Equalization and amplitude will be required for performance optimization.
- For recommended operating conditions, see Table 4.

This figure shows the sinusoidal jitter tolerance of XFI receiver.

Figure 20. XFI host receiver input sinusoidal jitter tolerance



### 3.10.4 10GBase-KR interface

This section describes the 10GBase-KR clocking requirements and its DC and AC electrical characteristics.

#### 3.10.4.1 10GBase-KR clocking requirements for SDn\_REF\_CLKn\_P and SDn\_REF\_CLKn\_N

Only SerDes 1 (SD1\_REF\_CLK1\_P and SD1\_REF\_CLK1\_N) may be used for SerDes 10GBase-KR configurations based on the RCW Configuration field SRDS\_PRTCL.

For more information on these specifications, see [SerDes reference clocks](#).

### 3.10.4.2 10GBase-KR DC electrical characteristics

This section describes the DC electrical characteristics for 10GBase-KR.

#### 3.10.4.2.1 10GBase-KR transmitter DC electrical characteristics

This table defines the 10GBase-KR transmitter DC electrical characteristics.

**Table 42. 10GBaseKR transmitter DC electrical characteristics ( $XV_{DD} = 1.35\text{ V}$ ) <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Output differential voltage	$V_{TX-DIFF}$	800	-	1200	mV	- LNmTECR 0[AMP_RE D] = 0b000000
De-emphasized differential output voltage (ratio)	$V_{TX-DE-}$ RATIO-1.14dB	0.6	1.1	1.6	dB	- LNmTECR 0[RATIO_P ST1Q]=0b0 0011
De-emphasized differential output voltage (ratio)	$V_{TX-DE-}$ RATIO-3.5dB	3	3.5	4	dB	- LNmTECR 0[RATIO_P ST1Q]=0b0 1000
De-emphasized differential output voltage (ratio)	$V_{TX-DE-}$ RATIO-4.66dB	4.1	4.6	5.1	dB	- LNmTECR 0[RATIO_P ST1Q]=0b0 1010
De-emphasized differential output voltage (ratio)	$V_{TX-DE-}$ RATIO-6.0dB	5.5	6.0	6.5	dB	- LNmTECR 0[RATIO_P ST1Q]=0b0 1100
De-emphasized differential output voltage (ratio)	$V_{TX-DE-}$ RATIO-9.5dB	9	9.5	10	dB	- LNmTECR 0[RATIO_P ST1Q]=0b1 0000
Differential resistance	$T_{RD}$	80	100	120	$\Omega$	-

1. For recommended operating conditions, see Table 4.

#### 3.10.4.2.2 10GBase-KR receiver DC electrical characteristics

This table defines the 10GBase-KR receiver DC electrical characteristics.

**Table 43. 10GBase-KR receiver DC electrical characteristics <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input differential voltage	$V_{RX-DIFF}$	-	-	1200	mV	-
Differential resistance	$R_{RD}$	80	-	120	$\Omega$	-

1. For recommended operating conditions, see Table 4.

### 3.10.4.3 10GBase-KR AC timing specifications

This section describes the AC timing specifications for 10GBase-KR.

#### 3.10.4.3.1 10GBase-KR transmitter AC timing specifications

This table defines the 10GBase-KR transmitter AC timing specifications. RefClk jitter is not included.

**Table 44. 10GBase-KR transmitter AC timing specifications <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit
Transmitter baud rate	T <sub>BAUD</sub>	10.3125 – 100 ppm	10.3125	10.3125 + 100 ppm	Gb/s
Uncorrelated high probability jitter/Random jitter	U <sub>HPJ</sub> /R <sub>J</sub>	-	-	0.15	UI p-p
Deterministic jitter	D <sub>J</sub>	-	-	0.15	UI p-p
Total jitter	T <sub>J</sub>	-	-	0.30	UI p-p

1. For recommended operating conditions, see Table 4.

#### 3.10.4.3.2 10GBase-KR receiver AC timing specifications

This table defines the 10GBase-KR receiver AC timing specifications. RefClk jitter is not included.

**Table 45. 10GBase-KR receiver AC timing specifications <sup>(2)</sup>**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Receiver baud rate	R <sub>BAUD</sub>	10.3125 – 100 ppm	10.3125	10.3125 + 100 ppm	Gb/s	-
Random jitter	R <sub>J</sub>	-	-	0.130	UI p-p	-
Sinusoidal jitter, maximum	S <sub>J-max</sub>	-	-	0.115	UI p-p	-
Duty cycle distortion	D <sub>CD</sub>	-	-	0.035	UI p-p	-
Total jitter	T <sub>J</sub>	-	-	See Note 1	UI p-p	1

1. The total jitter (T<sub>J</sub>) is per Interference tolerance test IEEE Standard 802.3ap-2007 specified in Annex 69A.

2. For recommended operating conditions, see Table 4.

### 3.10.5 1000Base-KX interface

This section discusses the electrical characteristics for the 1000Base-KX. Only AC- coupled operation is supported.

#### 3.10.5.1 1000Base-KX DC electrical characteristics

##### 3.10.5.1.1 1000Base-KX Transmitter DC Specifications

This table describes the 1000Base-KX SerDes transmitter DC specification at TP1 per IEEE Std 802.3ap-2007.

Transmitter DC characteristics are measured at the transmitter outputs (SD<sub>n</sub>\_TX<sub>n</sub>\_P and SD<sub>n</sub>\_TX<sub>n</sub>\_N).

**Table 46. 1000Base-KX Transmitter DC Specifications**

Parameter	Symbols	Min	Typ	Max	Units	Notes
Output differential voltage	V <sub>TX-DIFF</sub> p-p	800	-	1600	mV	1
Differential resistance	T <sub>RD</sub>	80	100	120	ohm	-

Notes:

- SRDSxLNmTECR0[AMP\_RED]=00\_0000.
- For recommended operating conditions, see Table 4.

### 3.10.5.1.2 1000Base-KX Receiver DC Specifications

This table provides the 1000Base-KX receiver DC timing specifications.

**Table 47. 1000Base-KX Receiver DC Specifications**

Parameter	Symbols	Min	Typical	Max	Units	Notes
Input differential voltage	$V_{RX-DIFFP-P}$	-	-	1600	mV	1
Differential resistance	$T_{RDIN}$	80	-	120	ohm	-

Notes:

- For recommended operating conditions, see Table 4.

### 3.10.5.2 1000Base-KX AC electrical characteristics

#### 3.10.5.2.1 1000Base-KX Transmitter AC Specifications

This table provides the 1000Base-KX transmitter AC specification.

**Table 48. 1000Base-KX Transmitter AC Specifications**

Parameter	Symbols	Min	Typical	Max	Units	Notes
Baud Rate	$T_{BAUD}$	1.25-100ppm	1.25	1.25+100ppm	Gb/s	-
Uncorrelated High Probability Jitter/ Random Jitter	$T_{UHPJ}T_{RJ}$	-	-	0.15	UI p-p	-
Deterministic Jitter	$T_{DJ}$	-	-	0.10	UI p-p	-
Total Jitter	$T_{TJ}$	-	-	0.25	UI p-p	1

Notes:

- Total jitter is specified at a BER of  $10^{-12}$ .
- For recommended operating conditions, see Table 4.

#### 3.10.5.2.2 1000Base-KX Receiver AC Specifications

This table provides the 1000Base-KX receiver AC specification with parameters guided by IEEE Std 802.3ap-2007.

**Table 49. 1000Base-KX Receiver AC Specifications**

Parameter	Symbols	Min	Typical	Max	Units	Notes
Receiver Baud Rate	$T_{BAUD}$	1.25-100ppm	1.25	1.25+100ppm	Gb/s	-
Random Jitter	$R_{RJ}$	-	-	0.15	UI p-p	1
Sinusoidal Jitter, maximum	$R_{SJ-max}$	-	-	0.10	UI p-p	2
Total Jitter	$R_{TJ}$	-	-	See Note 3	UI p-p	2

Notes:

- Random jitter is specified at a BER of  $10^{-12}$ .
- The receiver interference tolerance level of this parameter shall be measured as described in Annex 69A of the IEEE Std 802.3ap-2007.
- Per IEEE 802.3ap-clause 70.
- The AC specifications do not include Refclk jitter.
- For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.10.6 RGMII electrical specifications

This section describes the electrical characteristics for the RGMII interface.

#### 3.10.6.1 RGMII DC electrical characteristics

This table provides the DC electrical characteristics for the RGMII interface at  $LV_{DD} = 2.5\text{ V}$ .

**Table 50. RGMII DC electrical characteristics ( $LV_{DD} = 2.5\text{ V}$ ) (3)**

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times LV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times LV_{DD}$	V	1
Input current ( $LV_{IN}=0\text{ V}$ or $LV_{IN}=LV_{DD}$ )	$I_{IH}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $LV_{DD} = \text{min}$ , $I_{OH} = -1.0\text{ mA}$ )	$V_{OH}$	2.00	–	V	
Output low voltage ( $LV_{DD} = \text{min}$ , $I_{OL} = 1.0\text{ mA}$ )	$V_{OL}$	–	0.4	V	

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 4.
2. The symbol  $LV_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for the RGMII interface at  $LV_{DD} = 1.8\text{ V}$ .

**Table 51. RGMII DC electrical characteristics ( $LV_{DD} = 1.8\text{ V}$ ) (3)**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times LV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times LV_{DD}$	V	1
Input current ( $LV_{IN} = 0\text{ V}$ or $LV_{IN} = LV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $LV_{DD} = \text{min}$ , $I_{OH} = -0.5\text{ mA}$ )	$V_{OH}$	1.35	–	V	
Output low voltage ( $LV_{DD} = \text{min}$ , $I_{OL} = 0.5\text{ mA}$ )	$V_{OL}$	–	0.4	V	

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $LV_{IN}$  values found in Table 4.
2. The symbol  $LV_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

## 3.10.6.2 RGMII AC timing specifications

This table provides the RGMII AC timing specifications.

**Table 52. RGMII AC timing specifications (LV<sub>DD</sub> = 2.5 /1.8 V)<sup>8</sup>**


Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
Data to clock output skew (at transmitter)	t <sub>SKRGT_TX</sub>	-500	0	500	ps	7
Data to clock input skew (at receiver)	t <sub>SKRGT_RX</sub>	1.0	–	2.6	ns	2, 9
Clock period duration	t <sub>RGT</sub>	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t <sub>RGTH</sub> /t <sub>RGT</sub>	40	50	60	%	3, 4
Duty cycle for Gigabit	t <sub>RGTH</sub> /t <sub>RGT</sub>	45	50	55	%	–
Rise time (20%-80%)	t <sub>RGTR</sub>	–	–	– 0.75	ns	5, 6
Fall time (20%-80%)	t <sub>RGTF</sub>	–	–	– 0.75	ns	5, 6

## Notes:

- In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their device. If so, additional PCB delay is probably not needed.
- For 10 Mbps and 100 Mbps, t<sub>RGT</sub> scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.
- Applies to inputs and outputs.
- The system/board must be designed to ensure this input requirement to the chip is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.
- The frequency of EC<sub>n</sub>\_RX\_CLK (input) should not exceed the frequency of EC<sub>n</sub>\_GTX\_CLK (output) by more than 300 ppm.
- For recommended operating conditions, see Table 4.
- For 10 Mbps and 100 Mbps, the max value is unspecified.

This figure shows the RGMII AC timing and multiplexing diagrams.

Figure 21. RGMII AC timing and multiplexing diagrams



Warning

Teledyne e2v guarantees timings generated from the MAC. Board designers must ensure delays needed at the PHY or the MAC.

### 3.10.7 Ethernet management interface (EMI)

This section describes the electrical characteristics for the Ethernet Management Interface (EMI) interface.

Both the interfaces (EMI1 and EMI2) interface timing is compatible with IEEE Std 802.3™ clause 22.

#### 3.10.7.1 Ethernet management interface 1 (EMI1)

This section describes the electrical characteristics for the EMI1 interface. The EMI1 interface timing is compatible with IEEE Std 802.3™ clause 22.

##### 3.10.7.1.1 EMI1 DC electrical characteristics

This section describes the DC electrical characteristics for EMI1\_MDIO and EMI1\_MDC. The pins are available on LVDD. See Table 4 for operating voltages.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This table provides the EMI1 DC electrical characteristics when  $LV_{DD} = 2.5\text{ V}$ .

**Table 53. EMI1 DC electrical characteristics ( $LV_{DD} = 2.5\text{ V}$ )<sup>3</sup>**

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times LV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times LV_{DD}$	V	1
Input current ( $LV_{IN} = 0$ or $LV_{IN} = LV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $LV_{DD} = \text{min}$ , $I_{OH} = -1.0\text{ mA}$ )	$V_{OH}$	2.00	–	V	–
Output low voltage ( $LV_{DD} = \text{min}$ , $I_{OL} = 1.0\text{ mA}$ )	$V_{OL}$	–	0.40	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbols referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the EMI1 DC electrical characteristics when  $LV_{DD} = 1.8\text{ V}$ .

**Table 54. EMI1 DC electrical characteristics ( $LV_{DD} = 1.8\text{ V}$ )<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times LV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times LV_{DD}$	V	1
Input current ( $LV_{IN} = 0\text{ V}$ or $LV_{IN} = LV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $LV_{DD} = \text{min}$ , $I_{OH} = -0.5\text{ mA}$ )	$V_{OH}$	1.35	–	V	–
Output low voltage ( $LV_{DD} = \text{min}$ , $I_{OL} = 0.5\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $LV_{IN}$  respective values found in Table 4.
2. The symbol  $LV_{IN}$  represents the  $LV_{IN}$  symbols referenced in Table 4.
3. For recommended operating conditions, see Table 4.

### 3.10.7.1.2 EMI1 AC timing specifications

This table provides the EMI1 AC timing specifications.

**Table 55. EMI1 AC timing specifications<sup>5</sup>**

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
MDC frequency	$f_{MDC}$	–	–	2.5	MHz	2
MDC clock pulse width high	$t_{MDCH}$	160	–	–	ns	–
MDC to MDIO delay	$t_{MDKHDX}$	$(Y+5) \times t_{enet\_clk} - 4$	–	$(Y+5) \times t_{enet\_clk} + 4$	ns	3
MDIO to MDC setup time	$t_{MDDVKH}$	8	–	–	ns	–
MDIO to MDC hold time	$t_{MDDXKH}$	2.6	–	–	ns	6

Notes:


1. The symbols used for timing specifications follow these patterns:  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MDKHDX}$  symbolizes management data timing (MD) for the time  $t_{MDC}$  from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also,  $t_{MDDVKH}$  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state.
2. (V) relative to the  $t_{MDC}$  clock reference (K) going to the high (H) state or setup time.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

3. This parameter is dependent on the Ethernet clock frequency. The MDIO\_CFG[MDIO\_CLK\_DIV] field determines the clock frequency of the MgmtClk Clock EC\_MDC.
4. Ethernet clock period ( $t_{enet\_clk}$ ) is equal to Frame Manager Clock period ( $t_{FMAN\_clk}$ )
5. Y is the value programmed to adjust hold time by MDIO\_CFG[MDIO\_HOLD].
6. For recommended operating conditions, see Table 4.
7. See Ethernet A-010717 erratum.

This figure shows the Ethernet management interface 1 timing diagram

**Figure 22. Ethernet management interface 1 timing diagram**



### 3.10.7.2 Ethernet management interface 2 (EMI2)

This section describes the electrical characteristics for the EMI2 interface. The EMI2 interface timing is compatible with IEEE Std 802.3™ clause 45.

#### 3.10.7.2.1 EMI2 DC electrical characteristics

This section describes the DC electrical characteristics for EMI2\_MDIO and EMI2\_MDC. The pins are available on TV<sub>DD</sub>. See Table 4 for operating voltages.

This table provides the EMI2 DC electrical characteristics when TV<sub>DD</sub> = 2.5 V.

**Table 56. EMI2 DC electrical characteristics (TV<sub>DD</sub> = 2.5 V)<sup>4</sup>**

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x TV <sub>DD</sub>	–	V	1
Input low voltage	V <sub>IL</sub>	–	0.2 x TV <sub>DD</sub>	V	1
Input current (TV <sub>IN</sub> = 0 or TV <sub>IN</sub> = TV <sub>DD</sub> )	I <sub>IN</sub>	–	±50	µA	2, 3
Output high voltage (TV <sub>DD</sub> = min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.00	–	V	–
Output low voltage (TV <sub>DD</sub> = min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	–	0.4	V	–

Notes:

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max TV<sub>IN</sub> values found in Table 4.
2. The symbol V<sub>IN</sub>, in this case, represents the TV<sub>IN</sub> symbols referenced in [Recommended operating conditions](#).
3. The symbol TV<sub>DD</sub>, in this case, represents the TV<sub>DD</sub> symbols referenced in [Recommended operating conditions](#).
4. For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This table provides the EMI2 DC electrical characteristics when  $TV_{DD} = 1.8\text{ V}$ .

**Table 57. EMI2 DC electrical characteristics ( $TV_{DD} = 1.8\text{ V}$ )<sup>4</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times TV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times TV_{DD}$	V	1
Input current ( $TV_{IN} = 0\text{ V}$ or $TV_{IN} = TV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2, 3
Output high voltage ( $TV_{DD} = \text{min}$ , $I_{OH} = -0.5\text{ mA}$ )	$V_{OH}$	1.35	–	V	3
Output low voltage ( $TV_{DD} = \text{min}$ , $I_{OL} = 0.5\text{ mA}$ )	$V_{OL}$	–	0.4	V	3

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $TV_{IN}$  respective values found in Table 4.
2. The symbol  $TV_{IN}$  represents the  $TV_{IN}$  symbols referenced in [Recommended operating conditions](#).
3. The symbol  $TV_{DD}$ , in this case, represents the  $TV_{DD}$  symbols referenced in [Recommended operating conditions](#).
4. For recommended operating conditions, see Table 4.

This table provides the EMI2 DC electrical characteristics when  $TV_{DD} = 1.2\text{ V}$ .

**Table 58. EMI2 DC electrical characteristics ( $TV_{DD} = 1.2\text{ V}$ )<sup>1</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times TV_{DD}$	–	V	–
Input low voltage	$V_{IL}$	–	$0.2 \times TV_{DD}$	V	–
Output low current ( $V_{OL} = 0.2\text{ V}$ )	$I_{OL}$	4	–	mA	–
Output high voltage ( $TV_{DD} = \text{min}$ , $I_{OH} = -100\mu\text{A}$ )	$V_{OH}$	1.0	–	V	–
Output low voltage ( $TV_{DD} = \text{min}$ , $I_{OL} = 100\text{ }\mu\text{A}$ )	$V_{OL}$	–	0.2	V	–
Input Capacitance	$C_{IN}$	–	10	pF	–

Notes:

1. For recommended operating conditions, see Table 4.

### 3.10.7.2.2 EMI2 AC timing specifications

This table provides the EMI2 AC timing specifications.

**Table 59. EMI2 AC timing specifications<sup>6</sup>**

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
MDC frequency	$f_{MDC}$	–	–	2.5	MHz	2
MDC clock pulse width high	$t_{MDCH}$	160	–	–	ns	–
MDC to MDIO delay	$t_{MDKHDX}$	$(Y+5) \times \text{tenet\_clk} - 25$	–	$(Y+5) \times \text{tenet\_clk} + 25$	ns	3, 4
MDIO to MDC setup time	$t_{MDDVKH}$	36	–	–	ns	5
MDIO to MDC hold time ( $TV_{DD}=1.2\text{V}$ )	$t_{MDDXKH}$	2.6	–	–	ns	7
MDIO to MDC hold time ( $TV_{DD}=1.8\text{V} / 2.5\text{V}$ )	$t_{MDDXKH}$	1.1	–	–	ns	7

Notes:


1. The symbols used for timing specifications follow these patterns:  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MDKHDX}$  symbolizes management data timing (MD) for the time  $t_{MDC}$  from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also,  $t_{MDDVKH}$  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state.
2. (V) relative to the  $t_{MDC}$  clock reference (K) going to the high (H) state or setup time.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

3. This parameter is dependent on the Ethernet clock frequency. The MDIO\_CFG [MDIO\_CLK\_DIV] field determines the clock frequency of the MgmtClk Clock EC\_MDC.
4. Ethernet clock period (tenet\_clk) is equal to Frame Manager Clock period (tFMAN\_clk)
5. Y is the value programmed to adjust hold time by MDIO\_CFG[MDIO\_HOLD].
6. The setup time tMDDVKH is measured at following load conditions
7. For MDC = 65 pf and for MDIO =75 pf @1.2 V open drain configuration
- 8.
9. For recommended operating conditions, see Table 4.
10. See Ethernet A-010717 erratum.

This figure shows the Ethernet management interface 2 timing diagram

**Figure 23. Ethernet management interface 2 timing diagram**



### 3.10.8 IEEE 1588 electrical specifications

#### 3.10.8.1 IEEE 1588 DC electrical characteristics

This table provides the IEEE 1588 DC electrical characteristics when operating at LV<sub>DD</sub> = 2.5 V supply.

**Table 60. IEEE 1588 DC electrical characteristics(LV<sub>DD</sub> = 2.5 V)<sup>3</sup>**

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x LV <sub>DD</sub>	–	V	1
Input low voltage	V <sub>IL</sub>	–	0.2 x LV <sub>DD</sub>	V	1
Input current (LV <sub>IN</sub> = 0 V or LV <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IH</sub>	–	±50	µA	2
Output high voltage (LV <sub>DD</sub> = min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.00	–	V	–
Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	–	0.40	V	–

Notes:

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max LV<sub>IN</sub> values found in Table 4.
2. The symbol LV<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This table provides the IEEE 1588 DC electrical characteristics when operating at  $LV_{DD} = 1.8$  V supply.

**Table 61. IEEE 1588 DC electrical characteristics ( $LV_{DD} = 1.8$  V)<sup>3</sup>**

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times LV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times LV_{DD}$	V	1
Input current ( $LV_{IN} = 0$ V or $LV_{IN} = LV_{DD}$ )	$I_{IH}$	–	$\pm 50$	$\mu A$	2
Output high voltage ( $LV_{DD} = \text{min}$ , $I_{OH} = -0.5$ mA)	$V_{OH}$	1.35	–	V	–
Output low voltage ( $LV_{DD} = \text{min}$ , $I_{OL} = 0.5$ mA)	$V_{OL}$	–	0.40	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 4.
2. The symbol  $LV_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

### 3.10.8.2 IEEE 1588 AC timing specifications

This table provides the IEEE 1588 AC timing specifications.

**Table 62. IEEE 1588 AC timing specifications<sup>5</sup>**

Parameter/Condition	Symbol	Min	Typ	Max	Unit	Notes
TSEC_1588_CLK_IN clock period	$t_{T1588CLK}$	5.0	–	$TRX\_CLK \times 7$	ns	1, 3
TSEC_1588_CLK_IN duty cycle	$t_{T1588CLKH}/$ $t_{T1588CLK}$	40	50	60	%	2
TSEC_1588_CLK_IN peak-to-peak jitter	$t_{T1588CLKINJ}$	–	–	250	ps	–
Rise time TSEC_1588_CLK_IN (20%-80%)	$t_{T1588CLKINR}$	1.0	–	2.0	ns	–
Fall time TSEC_1588_CLK_IN (80%-20%)	$t_{T1588CLKINF}$	1.0	–	2.0	ns	–
TSEC_1588_CLK_OUT clock period	$t_{T1588CLKOUT}$	5.0	–	–	ns	4
TSEC_1588_CLK_OUT duty cycle	$t_{T1588CLKOTH}/$ $t_{T1588CLKOUT}$	30	50	70	%	–
TSEC_1588_PULSE_OUT1/2, TSEC_1588_ALARM_OUT1/2	$t_{T1588OV}$	0	–	4.0	ns	–
TSEC_1588_TRIG_IN1/2 pulse width	$t_{T1588TRIGH}$	$2 \times t_{T1588CLK\_MAX}$	–	–	ns	3


Notes:

1.  $TRX\_CLK$  is the maximum clock period of the ethernet receiving clock selected by  $TMR\_CTRL[CKSEL]$ . See the chip reference manual for a description of  $TMR\_CTRL$  registers.
2. This needs to be at least two times the clock period of the clock selected by  $TMR\_CTRL[CKSEL]$ . See the chip reference manual for a description of  $TMR\_CTRL$  registers.
3. The maximum value of  $t_{T1588CLK}$  is not only defined by the value of  $TRX\_CLK$ , but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of  $t_{T1588CLK}$  will be 2800, 280, and 56 ns, respectively.
4. There are three input clock sources for 1588: TSEC\_1588\_CLK\_IN, RTC, and MAC clock / 2. When using TSEC\_1588\_CLK\_IN, the minimum clock period is  $2 \times t_{T1588CLK}$ .
5. For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This figure shows the data and command output AC timing diagram.


Figure 24. IEEE 1588 output AC timing



**Note:** The output delay is counted starting at the rising edge if  $t_{T1588CLKOUT}$  is non-inverting. Otherwise, it is counted starting at the falling edge.

This figure shows the data and command input AC timing diagram.

Figure 25. IEEE 1588 input AC timing



### 3.11 USB 3.0 interface

This section describes the DC and AC electrical specifications for the USB 3.0 interface.

#### 3.11.1 USB 3.0 PHY transceiver supply DC voltage

This table provides the DC electrical characteristics for the USB 3.0 interface when operating at  $USB\_HV_{DD} = 3.3\text{ V}$ .

Table 63. USB 3.0 PHY transceiver supply DC voltage ( $USB\_HV_{DD} = 3.3\text{ V}$ )<sup>3</sup>

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	2.0	–	V	1
Input low voltage	$V_{IL}$	–	0.8	V	1
Input current ( $USB\_HV_{IN} = 0\text{ V}$ or $USB\_HV_{IN} = USB\_HV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $USB\_HV_{DD} = \text{min}$ , $I_{OH} = -2\text{ mA}$ )	$V_{OH}$	2.8	–	V	–
Output low voltage ( $USB\_HV_{DD} = \text{min}$ , $I_{OL} = 2\text{ mA}$ )	$V_{OL}$	–	0.3	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $USB\_HV_{IN}$  values found in Table 4.
2. The symbol  $USB\_HV_{IN}$ , in this case, represents the  $USB\_HV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.11.2 USB 3.0 DC electrical characteristics

This table provides the USB 3.0 transmitter DC electrical characteristics at package pins.

**Table 64. USB 3.0 transmitter DC electrical characteristics<sup>1</sup>**

Characteristic	Symbol	Min	Nom	Max	Unit
Differential output voltage	$V_{tx-diff-pp}$	800	1000	1200	mV <sub>p-p</sub>
Low-power differential output voltage	$V_{tx-diff-pp-low}$	400	–	1200	mV <sub>p-p</sub>
Tx de-emphasis	$V_{tx-de-ratio}$	3	–	4	dB
Differential impedance	$Z_{diffTX}$	72	100	120	Ohm
Tx common mode impedance	$R_{TX-DC}$	18	–	30	Ohm
Absolute DC common mode voltage between U1 and U0	$T_{TX-CM-DC-ACTIVEIDLE-DELTA}$	–	–	200	mV
DC electrical idle differential output voltage	$V_{TX-IDLE-DIFF-DC}$	0	–	10	mV

Note:

1. For recommended operating conditions, see Table 4.

This table provides the USB 3.0 receiver DC electrical characteristics at the Rx package pins.

**Table 65. USB 3.0 receiver DC electrical characteristics**

Characteristic	Symbol	Min	Nom	Max	Unit	Notes
Differential Rx input impedance	$R_{RX-DIFF-DC}$	72	100	120	Ohm	–
Receiver DC common mode impedance	$R_{RX-DC}$	18	–	30	Ohm	–
DC input CM input impedance for $V > 0$ during reset or power down	ZRX- HIGH-IMP- DC	25 K	–	–	Ohm	–
LFPS detect threshold	VRX-IDLE- DET-DC-DIFF <sub>pp</sub>	100	–	300	mV	1

Note:

1. Below the minimum is noise. Must wake up above the maximum.

### 3.11.3 USB 3.0 AC timing specifications

This table provides the USB 3.0 transmitter AC timing specifications at package pins.

**Table 66. USB 3.0 transmitter AC timing specifications<sup>(1)</sup>**

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Speed	–	–	5.0	–	Gb/s	–
Transmitter eye	$t_{TX-Eye}$	0.625	–	–	UI	–
Unit interval	UI	199.94	–	200.06	ps	2
AC coupling capacitor	AC coupling capacitor	75	–	200	nF	–

Note:

1. For recommended operating conditions, see Table 4.
2. UI does not account for SSC-caused variations.

This table provides the USB 3.0 receiver AC timing specifications at Rx package pins.

**Table 67. USB 3.0 receiver AC timing specifications<sup>1</sup>**

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Unit interval	UI	199.94	–	200.06	ps	2

Notes:

1. For recommended operating conditions, see Table 4.
2. UI does not account for SSC-caused variations.

### 3.11.4 USB 3.0 reference clock requirements

There are two options for the reference clock of USB PHY: SYSCLK or DIFF\_SYSCLK/DIFF\_SYSCLK\_B. For more information, see [USB 3.0 reference clock requirements](#).

### 3.11.5 USB 3.0 LFPS specifications

This table provides the key LFPS electrical specifications at the transmitter.

**Table 68. LFPS electrical specifications at the transmitter**


Parameter	Symbol	Min	Typ	Max	Unit	Notes
Period	$t_{\text{Period}}$	20	–	100	ns	–
Peak-to-peak differential amplitude	$V_{\text{TX-DIFF-PP-LFPS}}$	800	–	1200	mV	–
Rise/fall time	$t_{\text{RiseFall20-80}}$	–	–	4	ns	1
Duty cycle	Duty cycle	40	–	60	%	1

Note:

1. Measured at compliance TP1. See Figure 26 for details.

This figure shows the transmit normative setup with reference channel as per USB 3.0 specifications.

**Figure 26. Transmit normative setup**



## 3.12 Integrated Flash Controller

This section describes the DC and AC electrical specifications for the integrated flash controller.

### 3.12.1 Integrated Flash Controller DC electrical characteristics

This table provides the DC electrical characteristics for the integrated flash controller.

**Table 69. Integrated Flash Controller DC electrical characteristics (1.8 V)<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	$V_{IH}$	$0.7 \times OV_{DD}$	-	V	1
Input low voltage	$V_{IL}$	-	$0.3 \times OV_{DD}$	V	1
Input current	$I_{IN}$	-	$\pm 50$	$\mu A$	2
$(V_{IN} = 0 V \text{ or } V_{IN} = OV_{DD})$					
Output high voltage ( $OV_{DD} = \text{min}$ , $I_{OH} = -0.5 \text{ mA}$ )	$V_{OH}$	1.6	-	V	-
Output low voltage ( $OV_{DD} = \text{min}$ , $I_{OL} = 0.5 \text{ mA}$ )	$V_{OL}$	-	0.32	V	-

NOTE:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.


### 3.12.2 Integrated Flash Controller AC timing specifications

This section describes the AC timing specifications for the integrated flash controller.

#### 3.12.2.1 Test condition

The figure below provides the AC test load for the integrated flash controller.

**Figure 27. Integrated Flash Controller AC test load**



#### 3.12.2.2 IFC AC timing specifications (GPCM/GASIC)

This table describes the input AC timing specifications for the IFC-GPCM and IFC- GASIC interface.

**Table 70. Integrated flash controller input timing specifications for GPCM and GASIC mode ( $OV_{DD} = 1.8 V$ )<sup>1</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input setup	$t_{IBIVKH1}$	4	-	ns	-
Input hold	$t_{IBIXKH1}$	1	-	ns	-


NOTE:

1. For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This figure shows the input AC timing diagram for the IFC-GPCM, IFC-GASIC interface.

**Figure 28. IFC-GPCM, IFC-GASIC input AC timing specifications**



This table describes the output AC timing specifications for the IFC-GPCM and IFC-GASIC interfaces.

**Table 71. Integrated flash controller IFC-GPCM and IFC-GASIC interface output timing specifications (OV<sub>DD</sub> = 1.8V)<sup>(2)</sup>**


Parameter	Symbol	Min	Max	Unit	Notes
IFC_CLK cycle time	t <sub>IBK</sub>	10	-	ns	-
IFC_CLK duty cycle	t <sub>IBKH</sub> / t <sub>IBK</sub>	45	55	%	-
Output delay	t <sub>IBKLOV1</sub>	-	1.5	ns	-
Output hold	t <sub>IBKLOX</sub>	-	-2	ns	1
IFC_CLK[0] to IFC_CLK[m] skew	t <sub>IBKSKEW</sub>	0	±75	ps	-

**NOTE:**

1. The output hold is negative. This means that output transition happens earlier than the falling edge of IFC\_CLK.
2. For recommended operating conditions, see Table 4.

This figure shows the output AC timing diagram for the IFC-GPCM and IFC-GASIC interface.

**Figure 29. IFC-GPCM, IFC-GASIC signals**



**3.12.2.3 IFC AC timing specifications (NOR)**

This table describes the input timing specifications for the IFC-NOR interface.

**Table 72. Integrated flash controller input timing specifications for NOR mode (OV<sub>DD</sub> = 1.8 V)<sup>2</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input setup	t <sub>IBIVKH2</sub>	(2 × t <sub>IP_CLK</sub> ) + 2	-	ns	1
Input hold	t <sub>IBIXKH2</sub>	(1 × t <sub>IP_CLK</sub> ) + 1	-	ns	1


**Notes:**

1. t<sub>IP\_CLK</sub> is the period of ip clock (not the IFC\_CLK) on which IFC is running.
2. For recommended operating conditions, see Table 4.
3. The NOR flash state machine will de-assert OE\_B once the flash controller samples data. Hold time t<sub>IBIXKH2</sub> given in the datasheet is not a requirement for customer but rather an information used internally for test purpose.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

The figure below shows the AC input timing diagram for input signals for the IFC-NOR interface. Here TRAD is a programmable delay parameter. See the IFC section of the chip reference manual for more information.

**Figure 30. IFC-NOR interface input AC timings**



This table describes the output AC timing specifications of IFC-NOR interface.

**Table 73. Integrated flash controller IFC-NOR interface output timing specifications ( $OV_{DD} = 1.8 V$ )<sup>2</sup>**


Parameter	Symbol	Min	Max	Unit	Notes
Output delay	$t_{BKLOV2}$	-	$\pm 1.5$	ns	1

Notes:

1. This effectively means that a signal change may appear anywhere within  $\pm t_{BKLOV2}$  (max) duration, from the point where it's expected to change.
2. For recommended operating conditions, see Table 4.

The figure below shows the AC timing diagram for IFC-NOR interface output signals. The timing specs have been illustrated here by taking timings between two signals, CS\_B and OE\_B as an example. In a read operation, OE\_B is supposed to change the TACO (a programmable delay; see the IFC section of the chip reference manual for more information) time after CS\_B. Because of the skew between the signals, OE\_B may change anywhere within the window of time defined by  $t_{BKLOV2}$ . This concept applies to other IFC-NOR interface output signals as well. The diagram is an example that shows the skew between any two chronological toggling signals as per the protocol. The list of IFC-NOR output signals is as follows: NRALE, NRAVD\_B, NRWE\_B, NROE\_B, CS\_B, AD (Address phase).

**Figure 31. IFC-NOR interface output AC timings**



3.12.2.4 IFC AC timing specifications (NAND)

This table describes the input timing specifications of the IFC-NAND interface.

**Table 74. Integrated flash controller input timing specifications for NAND mode (OV<sub>DD</sub> = 1.8 V)<sup>2</sup>**


Parameter	Symbol	Min	Max	Unit	Notes
Input setup	t <sub>IBIVKH3</sub>	(2 x t <sub>IP_CLK</sub> ) + 2	-	ns	1
Input hold	t <sub>IBIXKH3</sub>	1	-	ns	1
IFC_RB_B pulse width	t <sub>IBCH</sub>	2	-	t <sub>IP_CLK</sub>	1

NOTE:

1. t<sub>IP\_CLK</sub> is the period of ip clock on which IFC is running.
2. For recommended operating conditions, see Table 4.

The figure below shows the AC input timing diagram for input signals of IFC-NAND interface. Here TRAD is a programmable delay parameter. See the IFC section of the chip reference manual for more information.

**Figure 32. IFC-NAND interface input AC timings**



NOTE

t<sub>IP\_CLK</sub> is the period of ip clock (not the IFC\_CLK) on which IFC is running.

This table describes the output AC timing specifications for the IFC-NAND interface.

**Table 75. Integrated flash controller IFC-NAND interface output timing specifications (OV<sub>DD</sub>= 1.8 V)<sup>2</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Output delay	t <sub>IBKLOV3</sub>	-	±1.5	ns	1


NOTE:

1. This effectively means that a signal change may appear anywhere within t<sub>IBKLOV3</sub> (min) to t<sub>IBKLOV3</sub> (max) duration, from the point where it's expected to change.
2. For recommended operating conditions, see Table 4.

The figure below shows the AC timing diagram for output signals of IFC-NAND interface. The timing specs are shown here by taking the timings between two signals, CS\_B and CLE as an example. CLE is supposed to change TCCST (a programmable

delay; see the IFC section of the chip reference manual for more information) time after CS\_B. Because of the skew between the signals, CLE may change anywhere within window of time defined by  $t_{BKLOV3}$ . This concept applies to other output signals of the IFC-NAND interface as well. The diagram is an example to show the skew between any two chronological toggling signals as per the protocol. The list of output signals is as follows: NDWE\_B, NDRE\_B, NDALE, WP\_B, NDCLE, CS\_B, and AD.

Figure 33. IFC-NAND interface output AC timings



### 3.12.2.5 IFC-NAND SDR AC timing specifications

This table describes the AC timing specifications for the IFC-NAND SDR interface. These specifications are compliant to the SDR mode of the ONFI specification revision 3.0.

Table 76. Integrated flash controller IFC-NAND SDR interface AC timing specifications (OVDD = 1.8 V)

Parameter	Symbol	I/O	Min	Max	Unit	Notes
Address cycle to data loading time	$t_{ADL}$	O	TADLE - 1500(ps)	TADLE + 1500(ps)	$t_{P\_CLK}$	Figure 34
ALE hold time	$t_{ALH}$	O	TWCHT - 1500(ps)	TWCHT + 1500(ps)	$t_{P\_CLK}$	Figure 35
ALE setup time	$t_{ALS}$	O	TWP - 1500(ps)	TWP + 1500(ps)	$t_{P\_CLK}$	Figure 35
ALE to RE_n delay	$t_{AR}$	O	TWHRE - 1500(ps)	TWHRE + 1500(ps)	$t_{P\_CLK}$	Figure 36
CE_n hold time	$t_{CH}$	O	5 + 1500(ps)	-	ns	Figure 35
CE_n high to input hi-Z	$t_{CHZ}$	I	TRHZ - 1500(ps)	TRHZ + 1500(ps)	$t_{P\_CLK}$	Figure 37
CLE hold time	$t_{CLH}$	O	TWCHT - 1500(ps)	TWCHT + 1500(ps)	$t_{P\_CLK}$	Figure 35
CLE to RE_n delay	$t_{CLR}$	O	TWHRE - 1500(ps)	TWHRE - 1500(ps)	$t_{P\_CLK}$	Figure 38
CLE setup time	$t_{CLS}$	O	TWP - 1500(ps)	TWP + 1500(ps)	$t_{P\_CLK}$	Figure 35
CE_n high to input hold	$t_{COH}$	I	150 - 1500(ps)	-	ns	Figure 37
CE_n setup time	$t_{CS}$	O	TCS - 1500(ps)	TCS + 1500(ps)	$t_{P\_CLK}$	Figure 35
Data hold time	$t_{DH}$	O	TWCHT - 1500(ps)	TWCHT + 1500(ps)	$t_{P\_CLK}$	Figure 35
Data setup time	$t_{DS}$	O	TWP - 1500(ps)	TWP + 1500(ps)	$t_{P\_CLK}$	Figure 35
Busy time for Set Features and Get Features	$t_{FEAT}$	O	-	FTOCNT	$t_{P\_CLK}$	Figure 39
Output hi-Z to RE_n low	$t_{IR}$	O	TWHRE - 1500(ps)	TWHRE + 1500(ps)	$t_{P\_CLK}$	Figure 40

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**


Parameter	Symbol	I/O	Min	Max	Unit	Notes
Interface and Timing Mode Change time	t <sub>TC</sub>	O	-	FTOCNT	t <sub>IP_CLK</sub>	Figure 39
RE_n cycle time	t <sub>RC</sub>	O	TRP + TREH - 1500(ps)	TRP + TREH + 1500(ps)	t <sub>IP_CLK</sub>	Figure 37
RE_n access time	t <sub>REA</sub>	I	-	(TRAD - 1) + 2(ns)	t <sub>IP_CLK</sub>	Figure 37
RE_n high hold time	t <sub>REH</sub>	I	TREH	TREH	t <sub>IP_CLK</sub>	Figure 37
RE_n high to input hold	t <sub>RHOH</sub>	I	0	-	ns	Figure 37
RE_n high to WE_n low	t <sub>RHW</sub>	O	100 + 1500(ps)	-	ns	Figure 41
RE_n high to input hi-Z	t <sub>RHZ</sub>	I	TRHZ - 1500(ps)	TRHZ + 1500(ps)	t <sub>IP_CLK</sub>	Figure 37
RE_n low to input data hold	t <sub>RLOH</sub>	I	0	-	ns	Figure 42
RE_n pulse width	t <sub>RP</sub>	O	TRP	TRP	t <sub>IP_CLK</sub>	Figure 37
Ready to data input cycle (data only)	t <sub>RR</sub>	O	TRR - 1500(ps)	TRR + 1500(ps)	t <sub>IP_CLK</sub>	Figure 37
Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n.	t <sub>RST</sub> (raw NAND)	O	-	FTOCNT	t <sub>IP_CLK</sub>	Figure 43
Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n.	t <sub>RST2</sub> (EZ NAND)	O	-	FTOCNT	t <sub>IP_CLK</sub>	Figure 43
(WE_n high or CLK rising edge) to SR[6] low	t <sub>WB</sub>	O	TWBE + TWH - 1500(ps)	TWBE + TWH + 1500(ps)	t <sub>IP_CLK</sub>	Figure 35
WE_n cycle time	t <sub>WC</sub>	O	TWP + TWH	TWP + TWH	t <sub>IP_CLK</sub>	Figure 44
WE_n high hold time	t <sub>WH</sub>	O	TWH	TWH	t <sub>IP_CLK</sub>	Figure 44
Command, address, or data input cycle to data output cycle	t <sub>WHR</sub>	O	TWHRE + TWH - 1500(ps)	TWHRE + TWH + 1500(ps)	t <sub>IP_CLK</sub>	Figure 45
WE_n pulse width	t <sub>WP</sub>	O	TWP	TWP	t <sub>IP_CLK</sub>	Figure 35
WP_n transition to command cycle	t <sub>WW</sub>	O	TWW - 1500(ps)	TWW + 1500(ps)	t <sub>IP_CLK</sub>	Figure 46
Data Input hold	t <sub>BIXKH4</sub>	I	1	-	t <sub>IP_CLK</sub>	Figure 47

**NOTE:**

- t<sub>IP\_CLK</sub> is the clock period of the IP clock (on which the IFC IP is running). Note that the IFC IP clock does not come out of the device.


This figure shows the  $t_{ADL}$  timing.

**Figure 34.  $t_{ADL}$  timing**




This figure shows the command cycle.

**Figure 35. Command cycle**



This figure shows the  $t_{AR}$  timings.


**Figure 36.  $t_{AR}$  timings**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


This figure shows the data input cycle timings.

**Figure 37. Data input cycle timings**




This figure shows the t<sub>CLR</sub> timings.

**Figure 38. t<sub>CLR</sub> timings**



This figure shows the t<sub>WB</sub>, t<sub>FEAT</sub>, t<sub>ITC</sub>, and t<sub>RR</sub> timings.


**Figure 39. t<sub>WB</sub>, t<sub>FEAT</sub>, t<sub>ITC</sub>, and t<sub>RR</sub> timings**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


This figure shows the read status timings.

**Figure 40. Read status timings**




This figure shows the  $t_{RHW}$  timings.

**Figure 41.  $t_{RHW}$  timings**




This figure shows the EDO mode data input cycle timings.

**Figure 42. EDO mode data input cycle timings**




This figure shows the  $t_{WB}$  and  $t_{RST}$  timings.

**Figure 43.  $t_{WB}$  and  $t_{RST}$  timings**




This figure shows the address latch timings.

**Figure 44. Address latch timings**



This figure shows the  $t_{WHR}$  timings.


**Figure 45.  $t_{WHR}$  timings**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


This figure shows the  $t_{WW}$  timings.

**Figure 46.  $t_{WW}$  timings**



This figure shows the  $t_{BIXKH4}$  timings.

**Figure 47.  $t_{BIXKH4}$  timings**



3.12.2.6 IFC-NAND NVDDR AC timing specification

The table below describes the AC timing specifications for the IFC-NAND NVDDR interface. These specifications are compliant to NVDDR mode of ONFI specification revision 3.0.

**Table 77. Integrated flash controller IFC-NAND NVDDR interface AC timing specifications (OVDD = 1.8 V)**

Parameter	Symbol	I/O	Min	Max	Unit	Notes
Access window of DQ[7:0] from CLK	$t_{AC}$	I	3 - 150 (ps)	20 + 150 (ps)	ns	Figure 51
Address cycle to data loading time	$t_{ADL}$	I	TADL	-	t <sub>IP_CLK</sub>	Figure 52
Command, Address, Data delay (command to command, address to address, command to address, address to command, command/ address to start of data) Fast	$t_{CADf}$	O	TCAD - 150 (ps)	TCAD + 150 (ps)	t <sub>IP_CLK</sub>	Figure 48
Command, Address, Data delay (command to command, address to address, command to address, address to command, command/ address to start of data) slow	$t_{CADs}$	O	TCAD - 150 (ps)	TCAD + 150 (ps)	t <sub>IP_CLK</sub>	Figure 48
Command/address DQ hold time	$t_{CAH}$	O	2 + 150 (ps)	-	ns	Figure 48
CLE and ALE hold time	$t_{CALH}$	O	2 + 150 (ps)	-	ns	Figure 48
CLE and ALE setup time	$t_{CALS}$	O	2 + 150 (ps)	-	ns	Figure 48
Command/address DQ setup time	$t_{CAS}$	O	2 + 150 (ps)	-	ns	Figure 48
CE# hold time	$t_{CH}$	O	2 + 150 (ps)	-	ns	Figure 48
Average clock cycle time, also known as $t_{CK}$	$t_{CK(avg)}$ or $t_{CK}$	O	10	-	ns	Figure 48
Absolute clock period, measured from rising edge to the next consecutive rising edge	$t_{CK(abs)}$	O	$t_{CK(avg)} + t_{JIT(per)}$ min	$t_{CK(avg)} + t_{JIT(per)}$ max	ns	Figure 48
Clock cycle high	$t_{CKH(abs)}$	O	0.45	0.55	$t_{CK}$	Figure 48
Clock cycle low	$t_{CKL(abs)}$	O	0.45	0.55	$t_{CK}$	Figure 48
Data input end to W/R# high B16	$t_{CKWR}$	O	TCKWR - 150 (ps)	TCKWR + 150 (ps)	t <sub>IP_CLK</sub>	Figure 48
CE# setup time	$t_{CS}$	O	TCS - 150 (ps)	TCS + 150 (ps)	t <sub>IP_CLK</sub>	Figure 50
Data DQ hold time	$t_{DH}$	O	1050	-	ps	Figure 50
Access window of DQS from CLK	$t_{DQSCK}$	I	-	20 + 150 (ps)	ns	Figure 51
W/R# low to DQS/DQ driven by device	$t_{DQSD}$	I	-150 (ps)	18 + 150 (ps)	ns	Figure 51
DQS output high pulse width	$t_{DQSH}$	O	0.45	0.55	$t_{CK}$	Figure 50
W/R# high to DQS/DQ tri- state by device	$t_{DQSHZ}$	O	RHZ - 150 (ps)	RHZ + 150 (ps)	t <sub>IP_CLK</sub>	Figure 48
DQS output low pulse width	$t_{DQSL}$	O	0.45	0.55	$t_{CK}$	Figure 48
DQS-DQ skew, DQS to last DQ valid, per access	$t_{DQSQ}$	I	-	1000	ps	Figure 51
Data output to first DQS latching transition	$t_{DQSS}$	O	0.75 + 150 (ps)	1.25 - 150 (ps)	$t_{CK}$	Figure 50
Data DQ setup time	$t_{DS}$	O	1050	-	ps	Figure 50
DQS falling edge to CLK rising - hold time	$t_{DSH}$	O	0.2 + 150 (ps)	-	$t_{CK}$	Figure 50
DQS falling edge to CLK rising - setup time	$t_{DSS}$	O	0.2 + 150 (ps)	-	$t_{CK}$	Figure 50

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

Parameter	Symbol	I/O	Min	Max	Unit	Notes
Input data valid window	$t_{DVW}$	I	$t_{DVW} = t_{QH} - t_{DOSQ}$	-	ns	Figure 51
Busy time for Set Features and Get Features	$t_{FEAT}$	I	-	FTOCNT	$t_{IP\_CLK}$	Figure 53
Half-clock period	$t_{HP}$	O	$t_{HP} = \min(t_{CKL}, t_{CKH})$	-	ns	Figure 51
Interface and Timing Mode Change time	$t_{ITC}$	I	-	FTOCNT	$t_{IP\_CLK}$	Figure 53
The deviation of a given $t_{CK}(abs)$ from $t_{CK}(avg)$	$t_{JIT(per)}$	O	-0.5	0.5	ns	NA
DQ-DQS hold, DQS to first DQ to go non-valid, per access	$t_{QH}$	I	$t_{QH} = t_{HP} - t_{QHS}$	-	$t_{IP\_CLK}$	Figure 51
Data input cycle to command, address, or data output cycle	$t_{RHW}$	O	TRHW	-	$t_{IP\_CLK}$	Figure 54
Ready to data input cycle (data only)	$t_{RR}$	I	TRR	-	$t_{IP\_CLK}$	Figure 53
Device reset time, measured from the falling edge of R/B# to the rising edge of R/B#.	$t_{RST}$ (raw NAND)	O	FTOCNT	FTOCNT	$t_{IP\_CLK}$	Figure 55
Device reset time, measured from the falling edge of R/B# to the rising edge of R/B#.	$t_{RST2}$ (EZ NAND)	O	FTOCNT	FTOCNT	$t_{IP\_CLK}$	Figure 55
CLK rising edge to SR[6] low	$t_{WB}$	O	TWB - 150 (ps)	TWB + 150 (ps)	$t_{IP\_CLK}$	Figure 55
Command, address or data output cycle to data input cycle	$t_{WHR}$	O	TWHR	-	$t_{IP\_CLK}$	Figure 56
DQS write preamble	$t_{WPRE}$	O	1.5	-	$t_{CK}$	Figure 50
DQS write postamble	$t_{WPST}$	O	1.5	-	$t_{CK}$	Figure 50
W/R# low to data input cycle	$t_{WRCK}$	I	TWRCK - 150 (ps)	TWRCK + 150 (ps)	$t_{IP\_CLK}$	Figure 51
WP# transition to command cycle	$t_{WW}$	O	TWW - 150 (ps)	TWW + 150 (ps)	$t_{IP\_CLK}$	Figure 57

## Note:

- $t_{IP\_CLK}$  is the clock period of IP clock (on which IFC IP is running). Note that the IFC IP clock does not come out of device.

The following diagrams show the AC timing for the IFC-NAND NVDDR interface.

Figure 48. Command cycle




Figure 49. Address cycle






Figure 52. tADL timings




Figure 53. tWB, tFEAT, tITC, tRR timings




Figure 54. tRHW timings




Figure 55.  $t_{WB}$  and  $t_{RST}$  timings




Figure 56.  $t_{WHR}$  timings





Figure 57.  $t_{WW}$  timings



### 3.13 LPUART interface

This section describes the DC and AC electrical specifications for the LPUART interface.

#### 3.13.1 LPUART DC electrical characteristics

This table provides the DC electrical characteristics for the LPUART interface when operating at  $DV_{DD}/EV_{DD} = 3.3 V$ .

**Table 78. LPUART DC electrical characteristics ( $DV_{DD}/EV_{DD} = 3.3 V$ )<sup>2</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times D / EV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times D / EV_{DD}$	V	1
Input current ( $D/EV_{IN} = 0 V$ or $D/EV_{IN} = D/EV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu A$	–
Output high voltage ( $I_{OH} = -2.0 mA$ )	$V_{OH}$	2.4	–	V	–
Output low voltage ( $I_{OL} = 2.0 mA$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $D/EV_{DD}$  respective values found in Table 4.
2. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for the LPUART interface when operating at  $EV_{DD}/DV_{DD} = 1.8 V$ .

**Table 79. LPUART DC electrical characteristics (1.8 V)<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times E / DV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times E / DV_{DD}$	V	1
Input current ( $E/DV_{IN} = 0 V$ or $E/DV_{IN} = E/DV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu A$	2
Output high voltage ( $E/DV_{DD} = \text{min}$ , $I_{OH} = -0.5 mA$ )	$V_{OH}$	1.35	–	V	–
Output low voltage ( $DV_{DD} = \text{min}$ , $I_{OL} = 0.5 mA$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $E/DV_{DD}$  respective values found in Table 4.
2. The symbol  $E/DV_{IN}$  represents the input voltage of the supply referenced in Table 4.
3. For recommended operating conditions, see Table 4.

#### 3.13.2 LPUART AC timing specifications

This table provides the AC timing specifications for the LPUART interface.

**Table 80. LPUART AC timing specifications**

Parameter	Value	Unit	Notes
Minimum baud rate	$f_{PLAT}/(2 \times 32 \times 8192)$	baud	1, 3, 4
Maximum baud rate	$f_{PLAT}/(2 \times 4)$	baud	1, 2, 4

Notes:

1.  $f_{PLAT}$  refers to the internal platform clock.
2. The actual attainable baud rate is limited by the latency of interrupt processing.
3. Every bit can be over sampled with a sample clock rate of 8 and 64 times (software configurable) and each bit is the majority of the values sampled at the sample rate divided by two,  $(\text{sample rate}/2)+1$  and  $(\text{sample rate}/2)+2$ .
4. The 1-to-0 transition during a data word can cause a resynchronization of the sample point.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.14 DUART interface

This section describes the DC and AC electrical specifications for the DUART interface.

#### 3.14.1 DUART DC electrical characteristics

This table provides the DC electrical characteristics for the DUART interface at  $DV_{DD} = 3.3\text{ V}$ .

**Table 81. DUART DC electrical characteristics (3.3 V)<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times DV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times DV_{DD}$	V	1
Input current ( $DV_{IN} = 0\text{ V}$ or $DV_{IN} = DV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $DV_{DD} = \text{min}$ , $I_{OH} = -2.0\text{ mA}$ )	$V_{OH}$	2.4	–	V	–
Output low voltage ( $DV_{DD} = \text{min}$ , $I_{OL} = 2.0\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $DV_{IN}$  values found in Table 4.
2. The symbol  $DV_{IN}$  represents the input voltage of the supply referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for the DUART interface at  $DV_{DD} = 1.8\text{ V}$ .

**Table 82. DUART DC electrical characteristics (1.8 V)<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times DV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times DV_{DD}$	V	1
Input current ( $DV_{IN} = 0\text{ V}$ or $DV_{IN} = DV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $DV_{DD} = \text{min}$ , $I_{OH} = -0.5\text{ mA}$ )	$V_{OH}$	1.35	–	V	–
Output low voltage ( $DV_{DD} = \text{min}$ , $I_{OL} = 0.5\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $DV_{IN}$  respective values found in Table 4.
2. The symbol  $DV_{IN}$  represents the input voltage of the supply referenced in Table 4.
3. For recommended operating conditions, see Table 4.

#### 3.14.2 DUART AC timing specifications

This table provides the AC timing specifications for the DUART interface.

**Table 83. DUART AC timing specifications**

Parameter	Value	Unit	Notes
Minimum baud rate	$f_{PLAT}/(2 \times 1,048,576)$	baud	1, 3
Maximum baud rate	$f_{PLAT}/(2 \times 16)$	baud	1, 2

Notes:

1.  $f_{PLAT}$  refers to the internal platform clock.
2. The actual attainable baud rate is limited by the latency of interrupt processing.
3. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.15 Flextimer interface

This section describes the DC and AC electrical characteristics for the Flextimer interface. There are Flextimer pins on various power supplies in this device.

#### 3.15.1 Flextimer DC electrical characteristics

This table provides the DC electrical characteristics for Flextimer pins operating at  $DV_{DD}/EV_{DD} = 3.3\text{ V}$ .

**Table 84. Flextimer DC electrical characteristics ( $DV_{DD}/EV_{DD} = 3.3\text{ V}$ )<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times D/EV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times D/EV_{DD}$	V	1
Input current ( $V_{IN} = 0\text{ V}$ or $V_{IN} = D/EV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $D/EV_{DD} = \text{min}$ , $I_{OH} = -2\text{ mA}$ )	$V_{OH}$	2.4	–	V	–
Output low voltage ( $D/EV_{DD} = \text{min}$ , $I_{OL} = 2\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $DV_{IN}/EV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $DV_{IN}/EV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for Flextimer pins operating at  $DV_{DD}/EV_{DD}/LV_{DD}/OV_{DD} = 1.8\text{ V}$ .

**Table 85. Flextimer DC electrical characteristics ( $DV_{DD}/EV_{DD}/LV_{DD}/OV_{DD} = 1.8\text{ V}$ )<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times D/E/L/OV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times D/E/L/OV_{DD}$	V	1
Input low voltage	$V_{IL}$	–	$0.3 \times OV_{DD}$	V	1
Input current ( $V_{IN} = 0\text{ V}$ or $V_{IN} = D/E/L/OV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $D/E/L/OV_{DD} = \text{min}$ , $I_{OH} = -0.5\text{ mA}$ )	$V_{OH}$	1.35	–	V	–
Output low voltage ( $D/E/L/OV_{DD} = \text{min}$ , $I_{OL} = 0.5\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $DV_{IN}/EV_{IN}/L/OV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $DV_{IN}/EV_{IN}/L/OV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for Flextimer pins operating at  $V_{DD} = 2.5\text{ V}$ .

**Table 86. Flextimer DC electrical characteristics ( $V_{DD} = 2.5\text{ V}$ )<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times V_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times V_{DD}$	V	1
Input current ( $V_{IN} = 0\text{ V}$ or $V_{IN} = V_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $V_{DD} = \text{min}$ , $I_{OH} = -1\text{ mA}$ )	$V_{OH}$	2.0	–	V	–
Output low voltage ( $V_{DD} = \text{min}$ , $I_{OL} = 1\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $V_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $V_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

### 3.15.2 Flextimer AC timing specifications

This table provides the Flextimer AC timing specifications.

**Table 87. Flextimer AC timing specifications<sup>2</sup>**


Parameter	Symbol	Min	Unit	Notes
Flextimer inputs–minimum pulse width	$t_{PIWID}$	20	ns	1

Notes:

1. Flextimer inputs and outputs are asynchronous to any visible clock. Flextimer outputs should be synchronized before use by any external synchronous logic. Flextimer inputs are required to be valid for at least  $t_{PIWID}$  to ensure proper operation.
2. For recommended operating conditions, see Table 4.

This figure provides the AC test load for the Flextimer.

**Figure 58. Flextimer AC test load**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.16 SPI interface

This section describes the DC and AC electrical characteristics for the SPI interface.

#### 3.16.1 SPI DC electrical characteristics

This table provides the DC electrical characteristics for the SPI interface operating at  $OV_{DD} = 1.8\text{ V}$ .

**Table 88. SPI DC electrical characteristics (1.8 V)<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times OV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.3 \times OV_{DD}$	V	1
Input current ( $V_{IN} = 0\text{ V}$ or $V_{IN} = OV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $OV_{DD} = \text{min}$ , $I_{OH} = -0.5\text{ mA}$ )	$V_{OH}$	1.35	–	V	–
Output low voltage ( $OV_{DD} = \text{min}$ , $I_{OL} = 0.5\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

#### 3.16.2 SPI AC timing specifications

This table provides the SPI timing specifications.

**Table 89. SPI AC timing specifications**


Parameter	Symbol	Condition	Min	Max	Unit	Notes
SCK clock pulse width	$t_{SDC}$	–	40%	60%	$t_{SCK}$	1, 2
CS to SCK delay	$t_{CSC}$	Master	$tp^2 - 5.0$	–	ns	1, 3
After SCK delay	$t_{ASC}$	Master	$tp^2 - 1.0$	–	ns	–
Data setup time for inputs	$t_{NIIVKH}$	Master	9	–	ns	–
Data hold time for inputs	$t_{NIIXKH}$	Master	0	–	ns	–
Data valid (after SCK edge) for Outputs	$t_{NIKHOV}$	Master	–	5	ns	–
Data hold time for outputs	$t_{NIKHOX}$	Master	0	–	ns	–

Notes:

1.  $tp$  represents the input clock period for the SPI controller.
2. Refer the CTARx register in QorIQ LS1046ARM for more details. The  $t_{CSC} = tp * (\text{Delay Scaler Value}) * \text{CTARx}[\text{PCSSCK}] - 5.0$ , where the Delay Scaler Value comes from Table Delay Scaler Encoding. For example, the  $t_{CSC} = tp * 4 * 3 - 5.0$  when  $\text{CTARx}[\text{PCSSCK}] = 0b01$ ,  $\text{CTARx}[\text{CSSCK}] = 0b0001$ .
3. Refer the CTARx register in QorIQ LS1046ARM for more details. The  $t_{ASC} = tp * (\text{Delay Scaler Value}) * \text{CTARx}[\text{PASC}] - 1.0$ , where the Delay Scaler Value comes from Table Delay Scaler Encoding. For example, the  $t_{ASC} = tp * 8 * 3 - 1.0$  when  $\text{CTARx}[\text{PASC}] = 0b01$ ,  $\text{CTARx}[\text{ASC}] = 0b0010$ .

This figure shows the SPI timing master when CPHA = 0.


Figure 59. SPI timing master, CPHA = 0



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This figure shows the SPI timing master when CPHA = 1.

**Figure 60. SPI timing master, CPHA = 1**



### 3.17 QSPI interface

This section describes the DC and AC electrical characteristics for the QSPI interface.

#### 3.17.1 QSPI DC electrical characteristics

This table provides the DC electrical characteristics for the QSPI interface operating at  $OV_{DD} = 1.8\text{ V}$ .

**Table 90. QSPI DC electrical characteristics (1.8 V)<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times OV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.3 \times OV_{DD}$	V	1
Input current ( $V_{IN} = 0\text{ V}$ or $V_{IN} = OV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $OV_{DD} = \text{min}$ , $I_{OH} = -0.5\text{ mA}$ )	$V_{OH}$	$OV_{DD} - 0.2$	–	V	–
Output low voltage ( $OV_{DD} = \text{min}$ , $I_{OL} = 0.5\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

#### 3.17.2 QSPI AC timing specifications

This section describes the QuadSPI timing specifications in Single data rate (SDR) mode.

All data is based on a negative edge data launch and a positive edge data capture for the flash device. Double data rate (DDR)/Double transfer rate (DTR) mode is not supported.

##### 3.17.2.1 QSPI timing SDR mode

This table provides the QSPI input and output timing in SDR mode.

**Table 91. SDR mode QSPI input and output timing**


Parameter	Symbol	Min	Max	Unit
Clock frequency	F <sub>CLK</sub>	–	62.5	MHz
Clock rise/fall time	T <sub>RISE</sub> /T <sub>FALL</sub>	1	–	ns
CS output hold time	t <sub>NIKH0X2</sub>	$-3.4 + j * T$	–	ns
CS output delay	t <sub>NIKH0V2</sub>	$-3.5 + k * T$	–	ns
Setup time for incoming data	t <sub>NIIVKH</sub>	8.6	–	ns
Hold time requirement for incoming data	t <sub>NIIXKH</sub>	0.4	–	ns
Output data valid	t <sub>NIKH0V</sub>	–	4.5	ns
Output data hold	t <sub>NIKH0X</sub>	-4.4	–	ns

Note:

1. T represents the clock period, j represents qSPI\_FLSHCR[TCSS], and k depends on qSPI\_FLSHCR[TCSS].

This figure shows the QSPI AC timing in SDR mode.

Figure 61. QSPI AC timing – SDR mode



### 3.18 Enhanced secure digital host controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

#### 3.18.1 eSDHC DC electrical characteristics

This table provides the DC electrical characteristics for the eSDHC interface at  $D/EV_{DD} = 3.3\text{ V}$ .

Table 92. eSDHC interface DC electrical characteristics<sup>2</sup>

Characteristic	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times D/EV_{DD}$	-	V	1
Input low voltage	$V_{IL}$	-	$0.25 \times D/EV_{DD}$	V	1
Output high voltage ( $D/EV_{DD} = \text{min}$ , $I_{OH} = -100\ \mu\text{A}$ )	$V_{OH}$	$0.75 \times D/EV_{DD}$	-	V	-
Output low voltage ( $D/EV_{DD} = \text{min}$ , $I_{OL} = 100\ \mu\text{A}$ )	$V_{OL}$	-	$0.125 \times D/EV_{DD}$	V	-

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $D/EV_{IN}$  values found in Table 4 .
2. At recommended operating conditions with  $D/EV_{DD} = 3.3\text{ V}$ .

This table provides the DC electrical characteristics for the eSDHC interface at  $D/O/ EV_{DD} = 1.8\text{ V}$ .

Table 93. eSDHC interface DC electrical characteristics<sup>3</sup>

Characteristic	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times D/O/EV_{DD}$	-	V	1
Input low voltage	$V_{IL}$	-	$0.3 \times D/O/EV_{DD}$	V	1
Output high voltage ( $D/O/EV_{DD} = \text{min}$ , $I_{OH} = -2\text{mA}$ )	$V_{OH}$	$D/O/EV_{DD} - 0.45$	-	V	-
Output low voltage ( $D/O/EV_{DD} = \text{min}$ , $I_{OL} = 2\text{mA}$ )	$V_{OL}$	-	0.45	V	-

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $DV_{IN}/OV_{IN}/EV_{IN}$  values found in Table 4.
2. At recommended operating conditions  $DV_{DD}/OV_{DD}/EV_{DD} = 1.8\text{V}$ .

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.18.2 eSDHC AC timing specifications

This section provides the AC timing specifications.

This table provides the eSDHC AC timing specifications as defined in Figure 62, Figure 63, and Figure 64.

**Table 94. eSDHC AC timing specifications (full-speed/high-speed mode)<sup>6</sup>**


Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
SDHC_CLK clock frequency:	f <sub>SHSCK</sub>	0	25/50	MHz	2, 4
SD/SDIO (full-speed/high-speed mode) eMMC (full-speed/high-speed mode)			26/52		
SDHC_CLK clock low time (full-speed/high-speed mode)	t <sub>SHSCKL</sub>	10/7	-	ns	4
SDHC_CLK clock high time (full-speed/high-speed mode)	t <sub>SHSCKH</sub>	10/7	-	ns	4
SDHC_CLK clock rise and fall times	t <sub>SHSCKR</sub> / t <sub>SHSCKF</sub>	-	3	ns	4
Input setup times: SDHC_CMD, SDHC_DATx to SDHC_CLK	t <sub>SHSIVKH</sub>	2.5	-	ns	3, 4, 5
Input hold times: SDHC_CMD, SDHC_DATx to SDHC_CLK	t <sub>SHSIXKH</sub>	2.5	-	ns	4, 5
Output hold time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid	t <sub>SHSKHOX</sub>	-3	-	ns	4, 5
Output delay time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid	t <sub>SHSKHOV</sub>	-	3	ns	4, 5

**Notes:**

- The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>SHKHGX</sub> symbolizes eSDHC high-speed mode device timing (SH) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that in general, the clock reference symbol is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- In full-speed mode, the clock frequency value can be 0-25MHz for an SD/SDIO card and 0-26MHz for an eMMC device. In high-speed mode, the clock frequency value can be 0-50MHz for an SD/SDIO card and 0-52MHz for an eMMC device.
- SDHC\_SYNC\_OUT/IN loop back is recommended to compensate the clock delay. In case the SDHC\_SYNC\_OUT/IN loopback is not used, to satisfy setup timing, one-way board-routing delay between host and card, on SDHC\_CLK, SDHC\_CMD, and SDHC\_DATx should not exceed 1ns for any high-speed MMC card. For any high-speed or default speed mode SD card, the one-way board-routing delay between host and card, on SDHC\_CLK, SDHC\_CMD, and SDHC\_DATx should not exceed 1.5ns.
- CCARD ≤ 10 pF, (1 card), and C<sub>L</sub> = C<sub>BUS</sub> + C<sub>HOST</sub> + C<sub>CARD</sub> ≤ 40 pF.
- The parameter values apply to both full-speed and high-speed modes.
- At recommended operating conditions with EV<sub>DD</sub>=1.8 V or 3.3V, see Table 4.


This figure provides the eSDHC clock input timing diagram.

**Figure 62. eSDHC clock input timing diagram**



This figure provides the input AC timing diagram for high-speed mode.


**Figure 63. eSDHC high-speed mode input AC timing diagram**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This figure provides the output AC timing diagram for high-speed mode.

Figure 64. eSDHC high-speed mode output AC timing diagram



This table provides the eSDHC AC timing specifications for SDR50 mode.

Table 95. eSDHC AC timing specifications (SDR 50 mode)

Parameter	Symbol	Min	Max	Unit	Notes
SDHC_CLK clock frequency:	f <sub>SHSCK</sub>	0	90	MHz	
SDHC_CLK duty cycle	t <sub>SHSCKH</sub> / t <sub>SHSCK</sub>	45	55	%	
SDHC_CLK clock rise and fall times	t <sub>SHSCKR</sub> / t <sub>SHSCKF</sub>	-	2	ns	1
Skew between SD_CLK_SYNC_OUT and SD_CLK	-	-0.1	0.1	ns	1
Input setup times: SDHC_CMD, SDHC_DATAx to SDHC_CLK_SYNC_IN	t <sub>SHSIVKH</sub>	3.21	-	ns	2,1
Input hold times: SDHC_CMD, SDHC_DATAx to SDHC_CLK_SYNC_IN	t <sub>SHSIXKH</sub>	1.1	-	ns	2,1
Output hold time: SDHC_CLK to SDHC_CMD, SDHC_DATAx valid, SDHC_DATAx_DIR, SDHC_CMD_DIR	t <sub>SHSKHOX</sub>	1.7	-	ns	2,1
Output delay time: SDHC_CLK to SDHC_CMD, SDHC_DATAx valid, SDHC_DATAx_DIR, SDHC_CMD_DIR	t <sub>SHSKHOV</sub>	-	7.21	ns	2,1


Notes:

1. C<sub>CARD</sub> ≤ 10 pF, (1 card), and C<sub>L</sub> = C<sub>BUS</sub> + C<sub>HOST</sub> + C<sub>CARD</sub> ≤ 30 pF
2. Without a voltage translator
3. At recommended operating conditions with EV<sub>DD</sub>=1.8 V, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


This figure provides the eSDHC clock input timing diagram for SDR50 mode.

**Figure 65. eSDHC SDR50 mode clock input timing diagram**




This figure provides the eSDHC input AC timing diagram for SDR50 mode.

**Figure 66. eSDHC SDR50 mode input AC timing diagram**



This figure provides the eSDHC output timing diagram for SDR50 mode.

**Figure 67. eSDHC SDR50 mode output timing diagram**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This table provides the eSDHC AC timing specifications for DDR50/DDR mode.

**Table 96. eSDHC AC timing specifications (DDR50/DDR)<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
SDHC_CLK clock frequency	f <sup>SHCK</sup>	-	- 50	MHz	-
SD/SDIO DDR50 mode eMMC DDR mode			52		
SDHC_CLK duty cycle	t <sup>SHSCKH</sup> / t <sup>SHSCK</sup>	47	53	%	
Skew between SDHC_CLK_SYNC_OUT and SDHC_CLK	-	-0.1	0.1	ns	-
SDHC_CLK clock rise and fall times	t <sup>SHCKR</sup> / t <sup>SHCKF</sup>	-	- 4	ns	1
SD/SDIO DDR50 mode eMMC DDR mode			2		2
Input setup times: SDHC_DATx to SDHC_CLK_SYNC_IN	t <sup>SHDIVKH</sup>	-	-	ns	1, 4
SD/SDIO DDR50 mode		2.0			2
eMMC DDR mode		1.6			
Input hold times: SDHC_DATx to SDHC_CLK_SYNC_IN	t <sup>SHDIXKH</sup>	-	-	ns	1
SD/SDIO DDR50 mode		1.1			2
eMMC DDR mode		1.1			
Output hold time: SDHC_CLK to SDHC_DATx valid, SDHC_DATx_DIR	t <sup>SHDKHOX</sup>	-	-	ns	1
SD/SDIO DDR50 mode		1.7			2
eMMC DDR mode		3.4			
Output delay time: SDHC_CLK to SDHC_DATx valid, SDHC_DATx_DIR	t <sup>SHDKHOV</sup>	-	-	ns	1
SD/SDIO DDR50 mode			6.1		2
eMMC DDR mode			6.2		
Input setup times: SDHC_CMD to SDHC_CLK_SYNC_IN	t <sup>SHCIVKH</sup>	-	-	ns	1
SD/SDIO DDR50 mode		5.3			2
eMMC DDR mode		4.5			
Input hold times: SDHC_CMD to SDHC_CLK_SYNC_IN	t <sup>SHCIXKH</sup>	-	-	ns	1
SD/SDIO DDR50 mode		1.1			2
eMMC DDR mode		1.1			
Output hold time: SDHC_CLK to SDHC_CMD valid, SDHC_CMD_DIR	t <sup>SHCKHOX</sup>	-	-	ns	1
SD/SDIO DDR50 mode		1.7			2
eMMC DDR mode		3.9			
Output delay time: SDHC_CLK to SDHC_CMD valid, SDHC_CMD_DIR	t <sup>SHCKHOV</sup>	-	- 13.1	ns	1
SD/SDIO DDR50 mode			15.3		2
eMMC DDR mode					


**Notes:**

1. CCARD ≤ 10 pF, (1 card).
2. CL = CBUS + CHOST + CCARD ≤ 20 pF for MMC, ≤ 25 pF for Input Data of DDR50, ≤ 30 pF for Input CMD of DDR50.
3. At recommended operating conditions with EVDD = 1.8 or 3.3 V for eMMC DDR mode, EVDD = 1.8 V for DDR50, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


This figure provides the eSDHC DDR50/DDR mode input AC timing diagram.

**Figure 68. eSDHC DDR50/DDR mode input AC timing diagram**



This figure provides the eSDHC DDR50/DDR mode output AC timing diagram.

**Figure 69. eSDHC DDR50/DDR mode output AC timing diagram**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This table provides the eSDHC AC timing specifications for SDR104/eMMC HS200 mode.

**Table 97. eSDHC AC timing specifications (SDR104/eMMC HS200)**


Parameter		Symbol <sup>1</sup>	Min	Max	Unit	Notes
SDHC_CLK clock frequency	SD/SDIO SDR104 mode	f <sub>SHCK</sub>	-	167	MHz	1
	eMMC HS200 mode			167		-
SDHC_CLK duty cycle		t <sub>SHSCKH</sub> /t <sub>SHSCK</sub>	40	60	%	
SDHC_CLK clock rise and fall times		t <sub>SHCKR</sub> /t <sub>SHCKF</sub>	-	1	ns	1
Output hold time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid, SDHC_CMD_DIR, SDHC_DATx_DIR	SD/SDIO SDR104 mode	T <sub>SHKHOX</sub>	1.58	-	ns	1
	eMMC HS200 mode		1.6			
Output delay time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid, SDHC_CMD_DIR, SDHC_DATx_DIR	SD/SDIO SDR104 mode	T <sub>SHKHOV</sub>	-	3.94	ns	1
	eMMC HS200 mode			3.92		
Input data window (UI)	SD/SDIO SDR104 mode	t <sub>SHIDV</sub>	0.5	-	Unit Interval	1
	eMMC HS200 mode		0.475			

Notes:

1.  $C_L = C_{BUS} + C_{HOST} + C_{CARD} \leq 15\text{pF}$ .
2. At recommended operating conditions with  $V_{DD} = 1.8\text{ V}$ , see Table 4 [bookmark40](#).

This figure provides the eSDHC SDR104/HS200 mode timing diagram.

**Figure 70. eSDHC SDR104/HS200 mode timing diagram**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.19 JTAG controller

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface.

#### 3.19.1 JTAG DC electrical characteristics

This table provides the JTAG DC electrical characteristics.

**Table 98. JTAG DC electrical characteristics ( $OV_{DD} = 1.8V$ )<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times OV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.3 \times OV_{DD}$	V	1
Input current ( $OV_{IN} = 0 V$ or $OV_{IN} = OV_{DD}$ )	$I_{IN}$	–	-100/+50	$\mu A$	2, 4
Output high voltage ( $OV_{DD} = \text{min}$ , $I_{OH} = -0.5 \text{ mA}$ )	$V_{OH}$	1.35	–	V	–
Output low voltage ( $OV_{DD} = \text{min}$ , $I_{OL} = 0.5 \text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $O V_{IN}$  symbol found in Table 4.
3. For recommended operating conditions, see Table 4.
4. Per IEEE Std. 1149.1 specification, TDI, TMS, and TRST\_B have internal pull-up.

#### 3.19.2 JTAG AC timing specifications

This table provides the JTAG AC timing specifications as defined in Figure 71, Figure 72, Figure 73, and Figure 74.

**Table 99. JTAG AC timing specifications<sup>4</sup>**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes	
JTAG external clock frequency of operation	$f_{JTG}$	0	33.3	MHz	–	
JTAG external clock cycle time	$t_{JTG}$	30	–	ns	–	
JTAG external clock pulse width measured at 1.4 V	$t_{JTKHKL}$	15	–	ns	–	
JTAG external clock rise and fall times	$t_{JTGR}/t_{JTGF}$	0	2	ns	–	
TRST_B assert time	$t_{TRST}$	25	–	ns	2	
Input setup times	$t_{JTDVKH}$	4	–	ns	–	
Input hold times	$t_{JTDXKH}$	10	–	ns	–	
Output valid times	Boundary-scan data	$t_{JTKLDV}$	–	15	ns	3
	TDO		–	10		
Output hold times	$t_{JTKLDX}$	0	–	ns	3	

Notes:


1. The symbols used for timing specifications follow these patterns:  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{JTDVKH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. TRST\_B is an asynchronous level sensitive signal. The setup time is for test purposes only.
3. All outputs are measured from the midpoint voltage of the falling edge of  $t_{CLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

5. For recommended operating conditions, see Table 4.


This figure shows the AC test load for TDO and the boundary-scan outputs of the device.

**Figure 71. AC test load for the JTAG interface**




This figure shows the JTAG clock input timing diagram.

**Figure 72. JTAG clock input timing diagram**




This figure shows the TRST\_B timing diagram.

**Figure 73. TRST\_B timing diagram**



This figure shows the boundary-scan timing diagram.

**Figure 74. Boundary-scan timing diagram**



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

## 3.20 I<sup>2</sup>C interface

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces.

### 3.20.1 I<sup>2</sup>C DC electrical characteristics

This table provides the DC electrical characteristics for the I<sup>2</sup>C interfaces operating at DV<sub>DD</sub> = 3.3 V.

**Table 100. I<sup>2</sup>C DC electrical characteristics (DV<sub>DD</sub> = 3.3 V) <sup>(4)</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x DV <sub>DD</sub>	–	V	1
Input low voltage	V <sub>IL</sub>	–	0.2 x DV <sub>DD</sub>	V	1
Output low voltage (DV <sub>DD</sub> = min, I <sub>OL</sub> = 3 mA)	V <sub>OL</sub>	–	0.4	V	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>12KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 x DV <sub>DD</sub> and 0.9 x DV <sub>DD</sub> (max))	I <sub>I</sub>	-50	50	μA	-
Capacitance for each I/O pin	C <sub>I</sub>	–	10	pF	–

Notes:

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max DV<sub>IN</sub> values found in Table 4.
2. The output voltage (open drain or open collector) condition = 3 mA sink current.
3. See the chip reference manual for information about the digital filter used.
4. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for the I<sup>2</sup>C interfaces operating at DV<sub>DD</sub> = 1.8 V.

**Table 101. I<sup>2</sup>C DC electrical characteristics (DV<sub>DD</sub> = 1.8 V) <sup>(5)</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x DV <sub>DD</sub>	–	V	1
Input low voltage	V <sub>IL</sub>	–	0.2 x DV <sub>DD</sub>	V	1
Output low voltage (DV <sub>DD</sub> = min, I <sub>OL</sub> = 3 mA)	V <sub>OL</sub>	0	0.36	V	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>12KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 x DV <sub>DD</sub> and 0.9 x DV <sub>DD</sub> (max))	I <sub>I</sub>	-50	50	μA	4
Capacitance for each I/O pin	C <sub>I</sub>	–	10	pF	–

Notes:

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max DV<sub>IN</sub> values found in Table 4.
2. The output voltage (open drain or open collector) condition = 3 mA sink current.
3. See the chip reference manual for information about the digital filter used.
4. I/O pins obstruct the SDA and SCL lines if DV<sub>DD</sub> is switched off.
5. For recommended operating conditions, see Table 4.

### 3.20.2 I<sup>2</sup>C AC timing specifications

This table provides the AC timing specifications for the I<sup>2</sup>C interfaces.

**Table 102. I<sup>2</sup>C AC timing specifications** <sup>(4)</sup>

Parameter	Symbol <sup>(1)</sup>	Min	Max	Unit	Notes	
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz	1	
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	–	μs	–	
High period of the SCL clock	t <sub>I2CH</sub>	0.6	–	μs	–	
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	–	μs	–	
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	–	μs	–	
Data setup time	t <sub>I2DVKH</sub>	100	–	ns	–	
Data input hold time	CBUS compatible masters	t <sub>I2DXKL</sub>	–	–	μs	2
	I <sup>2</sup> C bus devices	0	–			
Data output delay time	t <sub>I2OVKL</sub>	–	0.9	μs	3	
Setup time for STOP condition	t <sub>I2PVKH</sub>	0.6	–	μs	–	
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	–	μs	–	
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	0.1 x DV <sub>DD</sub>	–	V	–	
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	0.2 x DV <sub>DD</sub>	–	V	–	
Capacitive load for each bus line	C <sub>b</sub>	–	400	pF	–	


Notes:

- The symbols used for timing specifications herein follow these patterns: t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time.
- The requirements for I<sup>2</sup>C frequency calculation must be followed. See *Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL* (AN2919).
- As a transmitter, the chip provides a delay time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the chip acts as the I<sup>2</sup>C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the chip does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the chip as transmitter, see *Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL* (AN2919).
- The maximum t<sub>I2OVKL</sub> has to be met only if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


This figure shows the AC test load for the I<sup>2</sup>C.

Figure 75. I<sup>2</sup>C AC test load



This figure shows the AC timing diagram for the I<sup>2</sup>C bus.

Figure 76. I<sup>2</sup>C bus AC timing diagram



### 3.21 GPIO interface

This section describes the DC and AC electrical characteristics for the GPIO interface. There are GPIO pins on various power supplies in this device.

#### 3.21.1 GPIO DC electrical characteristics

This table provides the DC electrical characteristics for GPIO pins operating at EV<sub>DD</sub> = 3.3 V.

Table 103. GPIO DC electrical characteristics (EV<sub>DD</sub> = 3.3 V) <sup>(3)</sup>

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x EV <sub>DD</sub>	–	V	1
Input low voltage	V <sub>IL</sub>	–	0.2 x EV <sub>DD</sub>	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IN</sub>	–	±50	µA	2
Output high voltage (EV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	–	V	–
Output low voltage (EV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	–	0.4	V	–

Notes:

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max EV<sub>IN</sub> values found in Table 4.
2. The symbol V<sub>IN</sub>, in this case, represents the EV<sub>IN</sub> symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for GPIO pins operating at TV<sub>DD</sub>/ LV<sub>DD</sub> = 2.5 V.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**Table 104. GPIO DC electrical characteristics (TV<sub>DD</sub>/LV<sub>DD</sub> = 2.5 V) <sup>(3)</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x T/LV <sub>DD</sub>	–	V	1
Input low voltage	V <sub>IL</sub>	–	0.2 x T/LV <sub>DD</sub>	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = T/LV <sub>DD</sub> )	I <sub>IN</sub>	–	±50	µA	2
Output high voltage (T/LV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.0	–	V	–
Output low voltage (T/LV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	–	0.4	V	–

**Notes:**

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max L/TV<sub>IN</sub> values found in Table 4.
2. The symbol V<sub>IN</sub>, in this case, represents the L/TV<sub>IN</sub> symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for GPIO pins operating at LV<sub>DD</sub>/EV<sub>DD</sub>/DV<sub>DD</sub>/TV<sub>DD</sub>/OV<sub>DD</sub> = 1.8 V.

**Table 105. GPIO DC electrical characteristics (LV<sub>DD</sub>/EV<sub>DD</sub>/DV<sub>DD</sub>/TV<sub>DD</sub>/OV<sub>DD</sub> = 1.8 V) <sup>(3)</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	0.7 x L/E/D/T/OV <sub>DD</sub>	–	V	1
Input low voltage	V <sub>IL</sub>	–	0.2 x L/E/D/ TV <sub>DD</sub>	V	1
Input low voltage	V <sub>IL</sub>	–	0.3 x OV <sub>DD</sub>	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = L/E/D/T/OV <sub>DD</sub> )	I <sub>IN</sub>	–	±50	µA	2
Output high voltage (L/E/D/T/OV <sub>DD</sub> = min, I <sub>OH</sub> = -0.5 mA)	V <sub>OH</sub>	1.35	–	V	–
Output low voltage (L/E/D/T/OV <sub>DD</sub> = min, I <sub>OL</sub> = 0.5 mA)	V <sub>OL</sub>	–	0.4	V	–

**Notes:**

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max LV<sub>IN</sub>/EV<sub>IN</sub>/DV<sub>IN</sub>/TV<sub>IN</sub>/OV<sub>IN</sub> values found in Table 4.
2. The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub>/EV<sub>IN</sub>/DV<sub>IN</sub>/TV<sub>IN</sub>/OV<sub>IN</sub> symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the DC electrical characteristics for GPIO pins operating at  $TV_{DD} = 1.2\text{ V}$ .

**Table 106. GPIO DC electrical characteristics ( $TV_{DD} = 1.2\text{ V}$ ) <sup>(3)</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times TV_{DD}$	–	V	
Input low voltage	$V_{IL}$	–	$0.2 \times TV_{DD}$	V	
Output low current current ( $V_{OL} = 0.2\text{ V}$ )	$I_{OL}$	4		mA	
Output high voltage ( $TV_{DD} = \text{min}$ , $I_{OH} = -100\mu\text{A}$ )	$V_{OH}$	1.0	–	V	–
Output low voltage ( $TV_{DD} = \text{min}$ , $I_{OL} = 100\mu\text{A}$ )	$V_{OL}$	–	0.2	V	–
Input Capacitance	$C_{IN}$	–	10	pF	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $TV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $TV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

### 3.21.2 GPIO AC timing specifications

This table provides the GPIO input and output AC timing specifications.

**Table 107. GPIO Input AC timing specifications**


Parameter	Symbol	Min	Unit	Notes
GPIO inputs-minimum pulse width	$t_{PIWID}$	20	ns	1

Notes:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least  $t_{PIWID}$  to ensure proper operation.
2. For recommended operating conditions, see Table 4.

This figure provides the AC test load for the GPIO.

**Figure 77. GPIO AC test load**



## 3.22 GIC interface

This section describes the DC and AC electrical characteristics for the GIC interface.

### 3.22.1 GIC DC electrical characteristics

This table provides the DC electrical characteristics for GIC pins operating at  $DV_{DD} = 3.3\text{ V}$ .

**Table 108. GIC DC electrical characteristics ( $DV_{DD} = 3.3\text{ V}$ )<sup>3</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times DV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times DV_{DD}$	V	1
Input current ( $V_{IN} = 0\text{ V}$ or $V_{IN} = DV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2
Output high voltage ( $DV_{DD} = \text{min}$ , $I_{OH} = -2\text{ mA}$ )	$V_{OH}$	2.4	–	V	–
Output low voltage ( $DV_{DD} = \text{min}$ , $I_{OL} = 2\text{ mA}$ )	$V_{OL}$	–	0.4	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $DV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $DV_{IN}$  symbol referenced in Table 4.
3. For recommended operating conditions, see Table 4.

This table provides the GIC DC electrical characteristics when  $LV_{DD} = 2.5\text{ V}$ .

**Table 109. GIC DC electrical characteristics ( $LV_{DD} = 2.5\text{ V}$ )<sup>4</sup>**

Parameters	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times LV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times LV_{DD}$	V	1
Input current ( $LV_{IN} = 0$ or $LV_{IN} = LV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2, 3
Output high voltage ( $LV_{DD} = \text{min}$ , $I_{OH} = -1.0\text{ mA}$ )	$V_{OH}$	2.00	–	V	–
Output low voltage ( $LV_{DD} = \text{min}$ , $I_{OL} = 1.0\text{ mA}$ )	$V_{OL}$	–	0.40	V	–

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 4.
2. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbols referenced in Table 4.
3. The symbol  $LV_{DD}$ , in this case, represents the  $LV_{DD}$  symbols referenced in Table 4.
4. For recommended operating conditions, see Table 4.

This table provides the GIC DC electrical characteristics when  $LVD_{DD}/DV_{DD}/OV_{DD} = 1.8\text{ V}$ .

**Table 110. GIC DC electrical characteristics ( $LVD_{DD}/ DV_{DD}/ OV_{DD} = 1.8\text{ V}$ ) <sup>(4)</sup>**

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$0.7 \times L/D/OV_{DD}$	–	V	1
Input low voltage	$V_{IL}$	–	$0.2 \times L/DV_{DD}$	V	1
Input low voltage	$V_{IL}$	–	$0.3 \times OV_{DD}$	V	1
Input current ( $L/D/OV_{IN} = 0\text{ V}$ or $L/D/OV_{IN} = L/D/OV_{DD}$ )	$I_{IN}$	–	$\pm 50$	$\mu\text{A}$	2, 3
Output high voltage ( $L/D/OV_{DD} = \text{min}$ , $I_{OH} = -0.5\text{ mA}$ )	$V_{OH}$	1.35	–	V	3
Output low voltage ( $L/D/OV_{DD} = \text{min}$ , $I_{OL} = 0.5\text{ mA}$ )	$V_{OL}$	–	0.4	V	3

Notes:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $L/D/OV_{IN}$  respective values found in Table 4 [bookmark40](#).
2. The symbol  $L/D/OV_{IN}$  represents the  $L/D/OV_{IN}$  symbols referenced in Table 4.
3. The symbol  $L/D/OV_{DD}$ , in this case, represents the  $L/D/OV_{DD}$  symbols referenced in Table 4.
4. For recommended operating conditions, see Table 4.

### 3.22.2 GIC AC timing specifications

This table provides the GIC input and output AC timing specifications.

**Table 111. GIC input AC timing specifications <sup>(2)</sup>**

Characteristic	Symbol	Min	Max	Unit	Notes
GIC inputs-minimum pulse width	$t_{PIWID}$	3	-	SYCLKs	1

1. GIC inputs and outputs are asynchronous to any visible clock. GIC outputs must be synchronized before use by any external synchronous logic. GIC inputs are required to be valid for at least  $t_{PIWID}$  ns to ensure proper operation when working in edge triggered mode.
2. For recommended operating conditions, see Table 4.

### 3.23 High-speed serial interfaces (HSSI)

The chip features a Serializer/Deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express, SGMII, and serial ATA (SATA) data transfers.


This section describes the most common portion of the SerDes DC electrical specifications: the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver (Rx) reference circuits are also described.

#### 3.23.1 Signal terms definitions

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines the terms that are used in the description and specification of differential signals.

This figure shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. This figure shows the waveform for either a transmitter output ( $SD\_TXn\_P$  and  $SD\_TXn\_N$ ) or a receiver input ( $SD\_RXn\_P$  and  $SD\_RXn\_N$ ). Each signal swings between A volts and B volts where  $A > B$ .

Figure 78. Differential voltage definitions for transmitter or receiver



Using this waveform, the definitions are as described in the following list. To simplify the illustration, the definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment:

**Single-Ended Swing**

The transmitter output signals and the receiver input signals SD\_TXn\_P, SD\_TXn\_N, SD\_RXn\_P and SD\_RXn\_N each have a peak-to-peak swing of A - B volts. This is also referred to as each signal wire's single-ended swing.

**Differential Output Voltage, V<sub>OD</sub> (or Differential Output Swing)**

The differential output voltage (or swing) of the transmitter, V<sub>OD</sub>, is defined as the difference of the two complementary output voltages: V<sub>SD\_TXn\_P</sub> - V<sub>SD\_TXn\_N</sub>. The V<sub>OD</sub> value can be either positive or negative.

**Differential Input Voltage, V<sub>ID</sub> (or Differential Input Swing)**

The differential input voltage (or swing) of the receiver, V<sub>ID</sub>, is defined as the difference of the two complementary input voltages: V<sub>SD\_RXn\_P</sub> - V<sub>SD\_RXn\_N</sub>. The V<sub>ID</sub> value can be either positive or negative.

**Differential Peak Voltage, V<sub>DIFFp</sub>**

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as the differential peak voltage, V<sub>DIFFp</sub> = |A - B| volts.

**Differential Peak-to-Peak, V<sub>DIFFp-p</sub>**

Because the differential output signal of the transmitter and the differential input signal of the receiver each range from A - B to -(A - B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage, V<sub>DIFFp-p</sub> = 2 x V<sub>DIFFp</sub> = 2 x |(A - B)| volts, which is twice the differential swing in amplitude, or twice the differential peak. For example, the output differential peak-to-peak voltage can also be calculated as V<sub>TX-DIFFp-p</sub> = 2 x |V<sub>OD</sub>|.

**Differential Waveform**

The differential waveform is constructed by subtracting the inverting signal (SD\_TXn\_N, for example) from the non-inverting signal (SD\_TXn\_P, for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. See Figure 83 as an example for differential waveform.

### Common Mode Voltage, $V_{cm}$

The common mode voltage is equal to half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output,  $V_{cm\_out} = (V_{SD\_TXn\_P} + V_{SD\_TXn\_N}) \div 2 = (A + B) \div 2$ , which is the arithmetic mean of the two complementary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. It may be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset on some occasions.

To illustrate these definitions using real values, consider the example of a current mode logic (CML) transmitter that has a common mode voltage of 2.25 V and outputs, TD and TD\_B. If these outputs have a swing from 2.0 V to 2.5 V, the peak-to-peak voltage swing of each signal (TD or TD\_B) is 500 mV p-p, which is referred to as the single-ended swing for each signal. Because the differential signaling environment is fully symmetrical in this example, the transmitter output's differential swing ( $V_{OD}$ ) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV. In other words,  $V_{OD}$  is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage ( $V_{DIFFp}$ ) is 500 mV. The peak-to-peak differential voltage ( $V_{DIFFp-p}$ ) is 1000 mV p-p.

### 3.23.2 SerDes reference clocks

The SerDes reference clock inputs are applied to an internal phase-locked loop (PLL) whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are  $SDn\_REF\_CLK[1:2]_P$  and  $SDn\_REF\_CLK[1:2]_N$ .

SerDes may be used for various combinations of the following IP block based on the RCW Configuration field  $SRDS\_PRTCLn$ :

- SGMII (1.25 Gbit/s or 3.125 Gbit/s), QSGMII (5 Gbit/s)
- XFI (10 Gbit/s)
- PCIe (2.5 Gbit/s, 5 Gbit/s, and 8 Gbit/s)
- SATA (1.5 Gbit/s, 3.0 Gbit/s, and 6.0 Gbit/s)

The following sections describe the SerDes reference clock requirements and provide application information.

#### 3.23.2.1 SerDes spread-spectrum clock source recommendations

$SDn\_REF\_CLKn\_P$  and  $SDn\_REF\_CLKn\_N$  are designed to work with spread-spectrum clocking for the PCI Express protocol only with the spreading specification defined in Table 113. When using spread-spectrum clocking for PCI Express, both ends of the link partners should use the same reference clock. For best results, a source without significant unintended modulation must be used.

The SerDes transmitter does not support spread-spectrum clocking for the SATA protocol. The SerDes receiver does support spread-spectrum clocking on receive, which means the SerDes receiver can receive data correctly from a SATA serial link partner using spread-spectrum clocking.

Spread-spectrum clocking cannot be used if the same SerDes reference clock is shared with other non-spread-spectrum-supported protocols. For example, if spread-spectrum clocking is desired on a SerDes reference clock for the PCI Express protocol and the same reference clock is used for any other protocol, such as SATA or SGMII because of the SerDes lane usage mapping option, spread-spectrum clocking cannot be used at all.

This table provides the source recommendations for SerDes spread-spectrum clocking.

**Table 112. SerDes spread-spectrum clock source recommendations <sup>(1)</sup>**

Parameter	Min	Max	Unit	Notes
Frequency modulation	30	33	kHz	–
Frequency spread	+0	-0.5	%	2


Notes:

1. At recommended operating conditions. See Table 4.
2. Only down-spreading is allowed.

### 3.23.2.2 SerDes reference clock receiver characteristics

This figure shows a receiver reference diagram of the SerDes reference clocks.

**Figure 79. Receiver of SerDes reference clocks**



The characteristics of the clock signals are as follows:

- The SerDes receiver's core power supply voltage requirements ( $SV_{DDn}$ ) are as specified in Table 4.
- The SerDes reference clock receiver reference circuit structure is as follows:
  - The SDn\_REF\_CLKn\_P and SDn\_REF\_CLKn\_N are internally AC-coupled differential inputs as shown in Figure 79. Each differential clock input (SDn\_REF\_CLKn\_P or SDn\_REF\_CLKn\_N) has on-chip 50- $\Omega$  termination to SGNDn followed by on-chip AC-coupling.
  - The external reference clock driver must be able to drive this termination.
  - The SerDes reference clock input can be either differential or single-ended. See the differential mode and single-ended mode descriptions in [Signal terms definitions](#) for detailed requirements.
- The maximum average current requirement also determines the common mode voltage range.
  - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA because the input is AC-coupled on-chip.
  - This current limitation sets the maximum common mode input voltage to be less than 0.4 V ( $0.4 \text{ V} \div 50 = 8 \text{ mA}$ ) while the minimum common mode input level is 0.1 V above SGNDn. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to 16 mA (0-0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
  - If the device driving the SDn\_REF\_CLKn\_P and SDn\_REF\_CLKn\_N inputs cannot drive 50  $\Omega$  to SGNDn DC or the drive strength of the clock driver chip exceeds the maximum input current limitations, it must be AC-coupled off-chip.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


- The input amplitude requirement is described in detail in the following sections.

### 3.23.2.3 DC-level requirements for SerDes reference clocks

The DC-level requirements for the SerDes reference clock inputs are different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs, as described below:


- Differential Mode
  - The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-to-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing of less than 800 mV and greater than 200 mV. This requirement is same for both external DC-coupled or AC-coupled connection.
  - For an external DC-coupled connection, as described in Figure 78, the maximum average current requirements set the requirement for average voltage (common mode voltage) as between 100 mV and 400 mV.
  - This figure shows the SerDes reference clock input requirement for a DC- coupled connection scheme.

**Figure 80. Differential reference clock input DC requirements (external DC-coupled)**



- For an external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different common mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND<sub>n</sub>. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (SGND<sub>n</sub>).
- This figure shows the SerDes reference clock input requirement for an AC- coupled connection scheme.

**Figure 81. Differential reference clock input DC requirements (external AC-coupled)**




- Single-ended mode
  - The reference clock can also be single-ended. The SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_P input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-to- peak (from V<sub>MIN</sub> to V<sub>MAX</sub>) with SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_N either left unconnected or tied to ground.
  - To meet the input amplitude requirement, the reference clock inputs may need to be externally DC- or AC-coupled. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase (SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_N) through the same source impedance as the clock input (SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_P) in use.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

- The SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_P input average voltage must be between 200 and 400 mV.
- This figure shows the SerDes reference clock input requirement for single-ended signaling mode.

**Figure 82. Single-ended reference clock input DC requirements**



3.23.2.4 AC requirements for SerDes reference clocks

This table provides the AC requirements for SerDes reference clocks for PCI Express protocols running at data rates up to 5 Gbit/s.

This includes PCI Express (2.5 GT/s and 5 GT/s), SGMII (1.25 Gbit/s), and SATA (1.5 Gbit/s, 3.0 Gbit/s, and 6.0 Gbit/s). SerDes reference clocks need to be verified by the customer's application design.

**Table 113. SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_P and SD<sub>n</sub>\_REF\_CLK<sub>n</sub>\_N input clock requirements <sup>(1)</sup>**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N frequency range	t <sub>CLK_REF</sub>	–	100/125/156.25	–	MHz	2
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N clock frequency tolerance	t <sub>CLK_TOL</sub>	-300	–	300	ppm	3
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N clock frequency tolerance	t <sub>CLK_TOL</sub>	-100	–	100	ppm	4
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N reference clock duty cycle	t <sub>CLK_DUTY</sub>	40	50	60	%	5
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N max deterministic peak-to-peak jitter at 10 <sup>-6</sup> BER	t <sub>CLK_DJ</sub>	–	–	42	ps	–
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N total reference clock jitter at 10 <sup>-6</sup> BER (peak-to-peak jitter at refClk input)	t <sub>CLK_TJ</sub>	–	–	86	ps	6
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N 10 kHz to 1.5 MHz RMS jitter	t <sub>REFCLK-LF-RMS</sub>	–	–	3	ps RMS	7
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N > 1.5 MHz to Nyquist RMS jitter	t <sub>REFCLK-HF-RMS</sub>	–	–	3.1	ps RMS	7
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N RMS reference clock jitter	t <sub>REFCLK-RMS-DC</sub>	–	–	1	ps RMS	8
SD <sub>n</sub> _REF_CLK <sub>n</sub> _P/SD <sub>n</sub> _REF_CLK <sub>n</sub> _N rising/ falling edge rate	t <sub>CLKRRR</sub> /t <sub>CLKFR</sub>	0.6	–	4	V/ns	9
Differential input high voltage	V <sub>IH</sub>	150	–	–	mV	5
Differential input low voltage	V <sub>IL</sub>	–	–	-150	mV	5
Rising edge rate (SD <sub>n</sub> _REF_CLK <sub>n</sub> _P) to falling edge rate (SD <sub>n</sub> _REF_CLK <sub>n</sub> _N) matching	Rise-Fall Matching	–	–	20	%	10, 11

Notes:

1. For recommended operating conditions, see Table 4.
2. Caution: Only 100 and 125 have been tested. In-between values do not work correctly with the rest of the system.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

3. For PCI Express (2.5, 5 and 8 GT/s).
4. For SGMII, 2.5GSGMII and QSGMII.
5. Measurement taken from differential waveform.
6. Limits from PCI Express CEM Rev 2.0.
7. For PCI Express 5 GT/s, per PCI Express base specification Rev 3.0.
8. For PCI-Express-8 GT/s, per PCI-Express base specification rev 3.0
9. Measured from -150 mV to +150 mV on the differential waveform (derived from  $SDn\_REF\_CLKn\_P$  minus  $SDn\_REF\_CLKn\_N$ ). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 83.
10. Measurement taken from single-ended waveform.
11. Matching applies to rising edge for  $SDn\_REF\_CLKn\_P$  and falling edge rate for  $SDn\_REF\_CLKn\_N$ . It is measured using  $\pm 75$  mV window centered on the median cross point where  $SDn\_REF\_CLKn\_P$  rising meets  $SDn\_REF\_CLKn\_N$  falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of  $SDn\_REF\_CLKn\_P$  must be compared to the fall edge rate of  $SDn\_REF\_CLKn\_N$ , the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 84.

This table lists the AC requirements for SerDes reference clocks for protocols running at data rates greater than 8 GBaud.

This includes XFI (10.3125 GBaud), SerDes reference clocks to be guaranteed by the customer's application design.

**Table 114. SD1\_REF\_CLKn\_P/SD1\_REF\_CLKn\_N input clock requirements <sup>(1)</sup>**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
SD1_REF_CLKn_P/SD1_REF_CLKn_N frequency range	$t_{CLK\_REF}$	-	156.25	-	MHz	2
SD1_REF_CLKn_P/SD1_REF_CLKn_N clock frequency tolerance	$t_{CLK\_TOL}$	-100	-	100	ppm	-
SD1_REF_CLKn_P/SD1_REF_CLKn_N reference clock duty cycle	$t_{CLK\_DUTY}$	40	50	60	%	3
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@1 kHz	-	-	-85	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@10 kHz	-	-	-108	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@100 kHz	-	-	-128	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@1 MHz	-	-	-138	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N single side band noise	@10MHz	-	-	-138	dBC/Hz	4
SD1_REF_CLKn_P/SD1_REF_CLKn_N random jitter (1.2 MHz to 15 MHz)	$t_{CLK\_RJ}$	-	-	0.8	ps	-
SD1_REF_CLKn_P/SD1_REF_CLKn_N total reference clock jitter at 10-12 BER (1.2 MHz to 15 MHz)	$t_{CLK\_TJ}$	-	-	11	ps	-
SD1_REF_CLKn_P/SD1_REF_CLKn_N spurious noise (1.2 MHz to 15 MHz)	-	-	-	-75	dBC	-


Notes:

1. For recommended operating conditions, see Table 4.
2. Caution: Only 156.25 have been tested. In-between values do not work correctly with the rest of the system.
3. Measurement taken from differential waveform.
4. Per XFP Spec. Rev 4.5, the Module Jitter Generation spec at XFI Optical Output is 10mUI (RMS) and 100 mUI (p-p). In the CDR mode the host is contributing 7 mUI (RMS) and 50 mUI (p-p) jitter.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


This figure shows the differential measurement points for rise and fall time.

**Figure 83. Differential measurement points for rise and fall time**



This figure shows the single-ended measurement points for rise and fall time matching.

**Figure 84. Single-ended measurement points for rise and fall time matching**



### 3.23.3 SerDes transmitter and receiver reference circuits

This figure shows the reference circuits for SerDes data lane's transmitter and receiver.

**Figure 85. SerDes transmitter and receiver reference circuits**



The DC and AC specifications of the SerDes data lanes are defined in each interface protocol section below based on the application usage:

- PCI Express
- Serial ATA (SATA) interface
- SGMII interface
- XFI interface

Note that an external AC-coupling capacitor is required for the above serial transmission protocols with the capacitor value defined in the specification of each protocol section.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.23.4 PCI Express

This section describes the clocking dependencies, as well as the DC and AC electrical specifications for the PCI Express bus.

#### 3.23.4.1 Clocking dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 ppm of each other at all times. This is specified to allow bit rate clock sources with a  $\pm 300$  ppm tolerance.

The platform clock frequency must be greater than or equal to 400 MHz for PCI Express Gen2. For more details, see Minimum platform frequency requirements for high-speed interfaces.

#### 3.23.4.2 PCI Express DC physical layer specifications

This section contains the DC specifications for the physical layer of PCI Express on this chip.

##### 3.23.4.2.1 PCI Express DC physical layer transmitter specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 GT/s, 5 GT/s, and 8 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

**Table 115. PCI Express 2.0 (2.5 GT/s) differential transmitter output DC specifications ( $XV_{DD} = 1.35$  V) <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential peak-to-peak output voltage	$V_{TX-DIFFP-P}$	800	1000	1200	mV	$V_{TX-DIFFP-P} = 2 \times  V_{TX-D+} - V_{TX-D-} $
De-emphasized differential output voltage (ratio)	$V_{TX-DE-RATIO}$	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFP-P}$ of the second and following bits after a transition divided by the $V_{TX-DIFFP-P}$ of the first bit after a transition.
DC differential transmitter impedance	$Z_{TX-DIFF-DC}$	80	100	120	$\Omega$	Transmitter DC differential mode low Impedance
Transmitter DC impedance	$Z_{TX-DC}$	40	50	60	$\Omega$	Required transmitter D+ as well as D- DC Impedance during all states

Note:

1. For recommended operating conditions, see Table 4.

This table defines the PCI Express 2.0 (5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

**Table 116. PCI Express 2.0 (5 GT/s) differential transmitter output DC specifications (XV<sub>DD</sub> = 1.35 V) <sup>(1)</sup>**

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential peak-to-peak output voltage	$V_{TX-DIFFp-p}$	800	1000	1200	mV	$V_{TX-DIFFp-p} = 2 \times   V_{TX-D+} - V_{TX-D-}  $
Low-power differential peak-to-peak output voltage	$V_{TX-DIFFp-p\_low}$	400	500	1200	mV	$V_{TX-DIFFp-p} = 2 \times   V_{TX-D+} - V_{TX-D-}  $
De-emphasized differential output voltage (ratio)	$V_{TX-DE-RATIO-3.5dB}$	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition.
De-emphasized differential output voltage (ratio)	$V_{TX-DE-RATIO-6.0dB}$	5.5	6.0	6.5	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition.
DC differential transmitter impedance	$Z_{TX-DIFF-DC}$	80	100	120	$\Omega$	Transmitter DC differential mode low impedance
Transmitter DC Impedance	$Z_{TX-DC}$	40	50	60	$\Omega$	Required transmitter D+ as well as D- DC impedance during all states

Note:

- For recommended operating conditions, see Table 4.

This table defines the PCI Express 3.0 (8 GT/s) DC characteristics for the differential output at all transmitters. The parameters are specified at the component pins.

**Table 117. PCI Express 3.0 (8 GT/s) differential transmitter output DC characteristics (XV<sub>DD</sub> = 1.35 V) <sup>(3)</sup>**

Parameter	Symbol	Min	Typical	Max	Units	Notes
Full swing transmitter voltage with no TX Eq	$V_{TX-FS-NO-EQ}$	800	–	1300	mVp-p	See Note 1
Reduced swing transmitter voltage with no TX Eq	$V_{TX-RS-NO-EQ}$	400	–	1300	mV	See Note 1
De-emphasized differential output voltage (ratio)	$V_{TX-DE-RATIO-3.5dB}$	3.0	3.5	4.0	dB	–
De-emphasized differential output voltage (ratio)	$V_{TX-DE-RATIO-6.0dB}$	5.5	6.0	6.5	dB	–
Minimum swing during EIEOS for full swing	$V_{TX-EIEOS-FS}$	250	–	–	mVp-p	See Note 2
Minimum swing during EIEOS for reduced swing	$V_{TX-EIEOS-RS}$	232	–	–	mVp-p	See Note 2
DC differential transmitter impedance	$Z_{TX-DIFF-DC}$	80	100	120	$\Omega$	Transmitter DC differential mode low impedance
Transmitter DC Impedance	$Z_{TX-DC}$	40	50	60	$\Omega$	Required transmitter D+ as well as D- DC impedance during all states

Notes:

- Voltage measurements for  $V_{TX-FS-NO-EQ}$  and  $V_{TX-RS-NO-EQ}$  are made using the 64-zeroes/64-ones pattern in the compliance pattern.
- Voltage limits comprehend both full swing and reduced swing modes. The transmitter must reject any changes that would violate this specification. The maximum level is covered in the  $V_{TX-FS-NO-EQ}$  measurement which represents the maximum peak voltage the transmitter can drive. The  $V_{TX-EIEOS-FS}$  and  $V_{TX-EIEOS-RS}$  voltage limits are imposed to guarantee the EIEOS threshold of 175 mVp-p at the receiver pin. This parameter is measured using the actual EIEOS pattern that is part of the compliance pattern and then removing the ISI contribution of the breakout channel.
- For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.23.4.2.2 PCI Express DC physical layer receiver specifications

This section discusses the PCI Express DC physical layer receiver specifications for 2.5 GT/s, 5 GT/s, and 8 GT/s.

This table defines the DC specifications for the PCI Express 2.0 (2.5 GT/s) differential input at all receivers. The parameters are specified at the component pins.

**Table 118. PCI Express 2.0 (2.5 GT/s) differential receiver input DC specifications <sup>(4)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Differential input peak-to-peak voltage	$V_{RX-DIFFP-P}$	120	1000	1200	mV	$V_{RX-DIFFP-P} = 2 \times  V_{RX-D+} - V_{RX-D-} $ See Note 1
DC differential input impedance	$Z_{RX-DIFF-DC}$	80	100	120	$\Omega$	Receiver DC differential mode impedance. See Note 2
DC input impedance	$Z_{RX-DC}$	40	50	60	$\Omega$	Required receiver D+ as well as D- DC Impedance ( $50 \pm 20\%$ tolerance). See Notes 1 and 2.
Powered down DC input impedance	$Z_{RX-HIGH-IMP-DC}$	50	-	-	k $\Omega$	Required receiver D+ as well as D- DC Impedance when the receiver terminations do not have power. See Note 3.
Electrical idle detect threshold	$V_{RX-IDLE-DET-DIFFP-P}$	65	-	175	mV	$V_{RX-IDLE-DET-DIFFP-P} = 2 \times  V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the receiver

Notes:

1. Measured at the package pins with a test load of 50 $\Omega$  to GND on each pin.
2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.
4. For recommended operating conditions, see Table 4.

This table defines the DC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers. The parameters are specified at the component pins.

**Table 119. PCI Express 2.0 (5 GT/s) differential receiver input DC specifications <sup>(4)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Differential input peak-to-peak voltage	$V_{RX-DIFFP-P}$	120	1000	1200	mV	$V_{RX-DIFFP-P} = 2 \times  V_{RX-D+} - V_{RX-D-} $ See Note 1.
DC differential input impedance	$Z_{RX-DIFF-DC}$	80	100	120	$\Omega$	Receiver DC differential mode impedance. See Note 2
DC input impedance	$Z_{RX-DC}$	40	50	60	$\Omega$	Required receiver D+ as well as D- DC Impedance ( $50 \pm 20\%$ tolerance). See Notes 1 and 2.
Powered down DC input impedance	$Z_{RX-HIGH-IMP-DC}$	50	-	-	k $\Omega$	Required receiver D+ as well as D- DC Impedance when the receiver terminations do not have power. See Note 3.
Electrical idle detect threshold	$V_{RX-IDLE-DET-DIFFP-P}$	65	-	175	mV	$V_{RX-IDLE-DET-DIFFP-P} = 2 \times  V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the receiver

Notes:

1. Measured at the package pins with a test load of 50  $\Omega$  to GND on each pin.
2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.
4. For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This table defines the DC characteristics for the PCI Express 3.0 (8 GT/s) differential input at all receivers. The parameters are specified at the component pins.

**Table 120. PCI Express 3.0 (8 GT/s) differential receiver input DC characteristics** <sup>(6)</sup>

Characteristic	Symbol	Min	Typ	Max	Units	Notes
DC differential input impedance	$Z_{RX-DIFF-DC}$	80	100	120	$\Omega$	Receiver DC differential mode impedance. See Note 2
DC input impedance	$Z_{RX-DC}$	40	50	60	$\Omega$	Required receiver D+ as well as D- DC Impedance ( $50 \pm 20\%$ tolerance). See Notes 1 and 2.
Powered down DC input impedance	$Z_{RX-HIGH-IMP-DC}$	50	–	–	k $\Omega$	Required receiver D+ as well as D- DC Impedance when the receiver terminations do not have power. See Note 3
Generator launch voltage	$V_{RX-LAUNCH-8G}$	–	800	–	mV	Measured at TP1 per PCI Express base spec. rev 3.0
Eye height (-20dB Channel)	$V_{RX-SV-8G}$	25	–	–	mV	Measured at TP2P per PCI Express base spec. rev 3.0. See Notes 4, 5
Eye height (-12dB Channel)	$V_{RX-SV-8G}$	50	–	–	mV	Measured at TP2P per PCI Express base spec. rev 3.0. See Notes 4, 5
Eye height (-3dB Channel)	$V_{RX-SV-8G}$	200	–	–	mV	Measured at TP2P per PCI Express base spec. rev 3.0. See Notes 4, 5
Electrical idle detect threshold	$V_{RX-IDLE-DET-DIFFP-P}$	65	–	175	mV	$V_{RX-IDLE-DET-DIFFP-P} = 2 \times  V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the receiver

Notes:

1. Measured at the package pins with a test load of 50  $\Omega$  to GND on each pin.
2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the receiver ground.
4.  $V_{RX-SV-8G}$  is tested at three different voltages to ensure the receiver device under test is capable of equalizing over a range of channel loss profiles. The "SV" in the parameter names refers to stressed voltage.
5.  $V_{RX-SV-8G}$  is referenced to TP2P and is obtained after post processing data captured at TP2.
6. For recommended operating conditions, see Table 4.

### 3.23.4.3 PCI Express AC physical layer specifications

This section describes the AC specifications for the physical layer of PCI Express on this device.

#### 3.23.4.3.1 PCI Express AC physical layer transmitter specifications

This section describes the PCI Express AC physical layer transmitter specifications for 2.5 GT/s, 5 GT/s, and 8 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

**Table 121. PCI Express 2.0 (2.5 GT/s) differential transmitter output AC specifications <sup>(4)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Unit interval	UI	399.88	400	400.12	ps	Each UI is 400 ps $\pm$ 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Minimum transmitter eye width	$T_{TX-EYE}$	0.75	-	-	UI	The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25$ UI. Does not include spread-spectrum or RefCLK jitter. Includes device random jitter at $10^{-12}$ . See Notes 1 and 2.
Maximum time between the jitter median and maximum deviation from the median	$T_{TX-EYE-MEDIAN-to-MAX-JITTER}$	-	-	0.125	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{TX-DIFF-P} = 0$ V) in relation to a recovered transmitter UI. A recovered transmitter UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the transmitter UI. See Notes 1 and 2.
AC coupling capacitor	$C_{TX}$	75	-	200	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 3.

**Notes:**

1. Specified at the measurement point into a timing and voltage test load as shown in Figure 87 and measured over any 250 consecutive transmitter UIs.
2. A  $T_{TX-EYE} = 0.75$  UI provides for a total sum of deterministic and random jitter budget of  $T_{TX-JITTER-MAX} = 0.25$  UI for the transmitter collected over any 250 consecutive transmitter UIs. The  $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$  median is less than half of the total transmitter jitter budget collected over any 250 consecutive transmitter UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
3. The chip's SerDes transmitter does not have  $C_{TX}$  built-in. An external AC coupling capacitor is required.
4. For recommended operating conditions, see Table 4.

This table defines the PCI Express 2.0 (5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

**Table 122. PCI Express 2.0 (5 GT/s) differential transmitter output AC specifications <sup>(3)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Unit Interval	UI	199.94	200.00	200.06	ps	Each UI is 200 ps ± 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Minimum transmitter eye width	T <sub>TX-EYE</sub>	0.75	-	-	UI	The maximum transmitter jitter can be derived as: T <sub>TX-MAX-JITTER</sub> = 1 - T <sub>TX-EYE</sub> = 0.25 UI. See Note 1.
Transmitter deterministic jitter > 1.5 MHz	T <sub>TX-HF-DJ-DD</sub>	-	-	0.15	UI	-
Transmitter RMS jitter < 1.5 MHz	T <sub>TX-LF-RMS</sub>	-	3.0	-	ps	Reference input clock RMS jitter (< 1.5 MHz) at pin < 1 ps
AC coupling capacitor	C <sub>TX</sub>	75	-	200	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 2.

Notes:

1. Specified at the measurement point into a timing and voltage test load as shown in Figure 87 and measured over any 250 consecutive transmitter UIs.
2. The chip's SerDes transmitter does not have C<sub>TX</sub> built-in. An external AC coupling capacitor is required.
3. For recommended operating conditions, see Table 4.

This table defines the PCI Express 3.0 (8 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

**Table 123. PCI Express 3.0 (8 GT/s) differential transmitter output AC specifications <sup>(4)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Unit Interval	UI	124.9625	125.00	125.0375	ps	Each UI is 125 ps ± 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Transmitter uncorrelated total jitter	T <sub>TX-UTJ</sub>	-	-	31.25	ps p-p	-
Transmitter uncorrelated deterministic jitter	T <sub>TX-UDJ-DD</sub>	-	-	12	ps p-p	-
Total uncorrelated pulse width jitter (PWJ)	T <sub>TX-UPW-TJ</sub>	-	-	24	ps p-p	See Note 1, 2
Deterministic data dependent jitter (DjDD) uncorrelated pulse width jitter (PWJ)	T <sub>TX-UPW-DJDD</sub>	-	-	10	ps p-p	See Note 1, 2
Data dependent jitter	T <sub>TX-DDJ</sub>	-	-	18	ps p-p	See Note 2
AC coupling capacitor	C <sub>TX</sub>	176	-	265	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 3.

Notes:

1. PWJ parameters shall be measured after data dependent jitter (DDJ) separation.
2. Measured with optimized preset value after de-embedding to transmitter pin.
3. The chip's SerDes transmitter does not have C<sub>TX</sub> built-in. An external AC coupling capacitor is required.
4. For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.23.4.3.2 PCI Express AC physical layer receiver specifications

This section discusses the PCI Express AC physical layer receiver specifications for 2.5 GT/s, 5 GT/s, and 8 GT/s.

This table defines the AC specifications for the PCI Express 2.0 (2.5 GT/s) differential input at all receivers. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

**Table 124. PCI Express 2.0 (2.5 GT/s) differential receiver input AC specifications <sup>(4)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Unit Interval	UI	399.88	400.00	400.12	ps	Each UI is 400 ps $\pm$ 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Minimum receiver eye width	$T_{RX-EYE}$	0.4	-	-	UI	The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 1 and 2.
Maximum time between the jitter median and maximum deviation from the median.	$T_{RX-EYE-MEDIAN-to-MAX-JITTER}$	-	-	0.3	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{RX-DIFF-P} = 0$ V) in relation to a recovered transmitter UI. A recovered transmitter UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the transmitter UI. See Notes 1, 2 and 3.

**Notes:**

- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 87 must be used as the receiver device when taking measurements. If the clocks to the receiver and transmitter are not derived from the same reference clock, the transmitter UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- A  $T_{RX-EYE} = 0.40$  UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The  $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$  specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive transmitter UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the receiver and transmitter are not derived from the same reference clock, the transmitter UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- It is recommended that the recovered transmitter UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.
- For recommended operating conditions, see Table 4.

This table defines the AC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

**Table 125. PCI Express 2.0 (5 GT/s) differential receiver input AC specifications <sup>(1)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Unit Interval	UI	199.94	200.00	200.06	ps	Each UI is 200 ps ± 300 ppm. UI does not account for spread-spectrum clock dictated variations.
Max receiver inherent timing error	T <sub>RX-TJ-CC</sub>	-	-	0.4	UI	The maximum inherent total timing error for common RefClk receiver architecture
Max receiver inherent deterministic timing error	T <sub>RX-DJ-DD-CC</sub>	-	-	0.30	UI	The maximum inherent deterministic timing error for common RefClk receiver architecture

Note:

1. For recommended operating conditions, see Table 4.

This table defines the AC specifications for the PCI Express 3.0 (8 GT/s) differential input at all receivers.

The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.


**Table 126. PCI Express 3.0 (8 GT/s) differential receiver input AC specifications <sup>(5)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Unit Interval	UI	124.9625	125.00	125.0375	ps	Each UI is 125 ps ± 300 ppm. UI does not account for spread- spectrum clock dictated variations. See Note 1.
Eye Width at TP2P	T <sub>RX-SV-8G</sub>	0.3	–	0.35	UI	See Note 1
Differential mode interference	V <sub>RX-SV-DIFF-8G</sub>	14	–	–	mV	Frequency = 2.1GHz. See Note 2.
Sinusoidal Jitter at 100 MHz	T <sub>RX-SV-SJ-8G</sub>	–	–	0.1	UI p-p	Fixed at 100 MHz. See Note 3
Random Jitter	T <sub>RX-SV-RJ-8G</sub>	–	–	2.0	Ps RMS	Random jitter spectrally flat before filtering. See Note 4.

Notes:

1. TRX-SV-8G is referenced to TP2P and obtained after post processing data captured at TP2. TRX-SV-8G includes the effects of applying the behavioral receiver model and receiver behavioral equalization.
2. VRX-SV-DIFF-8G voltage may need to be adjusted over a wide range for the different loss calibration channels.
3. The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency as shown in Figure 86.
4. Random jitter (Rj) is applied over the following range: The low frequency limit may be between 1.5 and 10 MHz, and the upper limit is 1.0 GHz. See Figure 86 for details. Rj may be adjusted to meet the 0.3 UI value for TRX-SV-8G.
5. For recommended operating conditions, see Table 4.

Figure 86. Swept sinusoidal jitter mask




3.23.4.3.3 Test and measurement load

The AC timing and voltage parameters must be verified at the measurement point. The package pins of the device must be connected to the test/measurement load within 0.2 inches of that load, as shown in the following figure.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/ board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D- package pins.

Figure 87. Test and measurement load



An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

### 3.23.5 Serial ATA (SATA) interface

This section describes the DC and AC electrical specifications for the SATA interface.

#### 3.23.5.1 SATA DC electrical characteristics

This section describes the DC electrical characteristics for SATA.

##### 3.23.5.1.1 SATA DC transmitter output characteristics

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen1i/1m or 1.5 Gbit/s transmission.

**Table 127. Gen1i/1m 1.5 G transmitter DC specifications ( $XV_{DD} = 1.35\text{ V}$ )<sup>(3)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Tx differential output voltage	$V_{\text{SATA\_TXDIFF}}$	400	500	600	mV p-p	1
Tx differential pair impedance	$Z_{\text{SATA\_TXDIFFIM}}$	85	100	115	$\Omega$	2

Notes:

1. Terminated by 50  $\Omega$  load.
2. DC impedance.
3. For recommended operating conditions, see Table 4.

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen2i/2m or 3.0 Gbit/s transmission.

**Table 128. Gen 2i/2m 3 G transmitter DC specifications ( $XV_{DD} = 1.35\text{ V}$ )<sup>(2)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Transmitter differential output voltage	$V_{\text{SATA\_TXDIFF}}$	400	–	700	mV p-p	1
Transmitter differential pair impedance	$Z_{\text{SATA\_TXDIFFIM}}$	85	100	115	$\Omega$	–

Notes:

1. Terminated by 50  $\Omega$  load.
2. For recommended operating conditions, see Table 4.

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen 3i transmission.

**Table 129. Gen 3i transmitter DC specifications ( $XV_{DD} = 1.35\text{ V}$ )<sup>(2)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Transmitter differential output voltage	$V_{\text{SATA\_TXDIFF}}$	240	–	900	mV p-p	1
Transmitter differential pair impedance	$Z_{\text{SATA\_TXDIFFIM}}$	85	100	115	$\Omega$	–

Notes:

1. Terminated by 50  $\Omega$  load.
2. For recommended operating conditions, see Table 4.

### 3.23.5.1.2 SATA DC receiver input characteristics

This table provides the Gen1i/1m or 1.5 Gbit/s differential receiver input DC characteristics for the SATA interface.

**Table 130. Gen1i/1m 1.5 G receiver input DC specifications** <sup>(3)</sup>

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential input voltage	$V_{SATA\_RXDIFF}$	240	500	600	mV p-p	1
Differential receiver input impedance	$Z_{SATA\_RXSEIM}$	85	100	115	$\Omega$	2
OOB signal detection threshold	$V_{SATA\_OOB}$	50	120	240	mV p-p	–

Notes:

1. Voltage relative to common of either signal comprising a differential pair.
2. DC impedance.
3. For recommended operating conditions, see Table 4.

This table provides the Gen2i/2m or 3 Gbit/s differential receiver input DC characteristics for the SATA interface.

**Table 131. Gen2i/2m 3 G receiver input DC specifications** <sup>(3)</sup>

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential input voltage	$V_{SATA\_RXDIFF}$	240	–	750	mV p-p	1
Differential receiver input impedance	$Z_{SATA\_RXSEIM}$	85	100	115	$\Omega$	2
OOB signal detection threshold	$V_{SATA\_OOB}$	75	120	240	mV p-p	2

Notes:

1. Voltage relative to common of either signal comprising a differential pair.
2. DC impedance.
3. For recommended operating conditions, see Table 4.

This table provides the Gen 3i differential receiver input DC characteristics for the SATA interface.

**Table 132. Gen 3i receiver input DC specifications** <sup>(3)</sup>

Parameter	Symbol	Min	Typical	Max	Units	Notes
Differential input voltage	$V_{SATA\_RXDIFF}$	240	–	1000	mV p-p	1
Differential receiver input impedance	$Z_{SATA\_RXSEIM}$	85	100	115	$\Omega$	2
OOB signal detection threshold	–	75	120	200	mV p-p	–

Notes:

1. Voltage relative to common of either signal comprising a differential pair.
2. DC impedance.
3. For recommended operating conditions, see Table 4.

3.23.5.2 SATA AC timing specifications

This section describes the SATA AC timing specifications.

3.23.5.2.1 AC requirements for SATA REF\_CLK

This table provides the AC requirements for the SATA reference clock. These requirements must be guaranteed by the customer's application design.

**Table 133. SATA reference clock input requirements (6)**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
SD <sub>n</sub> _REF_CLK1_P/SD <sub>n</sub> _REF_CLK1_N frequency range	t <sub>CLK_REF</sub>	–	100/125	–	MHz	1
SD <sub>n</sub> _REF_CLK1_P/SD <sub>n</sub> _REF_CLK1_N clock frequency tolerance	t <sub>CLK_TOL</sub>	-350	–	+350	ppm	–
SD <sub>n</sub> _REF_CLK1_P/SD <sub>n</sub> _REF_CLK1_N reference clock duty cycle	t <sub>CLK_DUTY</sub>	40	50	60	%	5
SD <sub>n</sub> _REF_CLK1_P/SD <sub>n</sub> _REF_CLK1_N cycle-to-cycle clock jitter (period jitter)	t <sub>CLK_CJ</sub>	–	–	100	ps	2
SD <sub>n</sub> _REF_CLK1_P/SD <sub>n</sub> _REF_CLK1_N total reference clock jitter, phase jitter (peak-to-peak)	t <sub>CLK_PJ</sub>	-50	–	+50	ps	2, 3, 4

Notes:

1. Caution: Only 100 and 125 MHz have been tested. In-between values do not work correctly with the rest of the system.
2. At RefClk input.
3. In a frequency band from 150 kHz to 15 MHz at BER of 10<sup>-12</sup>.
4. Total peak-to-peak deterministic jitter must be less than or equal to 50 ps.
5. Measurement taken from differential waveform.
6. For recommended operating conditions, see Table 4.

3.23.5.2.2 AC transmitter output characteristics

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen 1i/1m or 1.5 Gbit/s transmission. The AC timing specifications do not include RefClk jitter.

**Table 134. Gen 1i/1m 1.5 G transmitter AC specifications (2)**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Channel speed	t <sub>CH_SPEED</sub>	–	1.5	–	Gbit/s	–
Unit interval	T <sub>UI</sub>	666.4333	666.6667	670.2333	ps	–
Total jitter data-data 5 UI	U <sub>SATA_TXTJ5UI</sub>	–	–	0.355	UI p-p	1
Total jitter, data-data 250 UI	U <sub>SATA_TXTJ250UI</sub>	–	–	0.47	UI p-p	1
Deterministic jitter, data-data 5 UI	U <sub>SATA_TXDJ5UI</sub>	–	–	0.175	UI p-p	1
Deterministic jitter, data-data 250 UI	U <sub>SATA_TXDJ250UI</sub>	–	–	0.22	UI p-p	1

Notes:

1. Measured at transmitter output pins peak-to-peak phase variation; random data pattern.
2. For recommended operating conditions, see Table 4.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen 2i/2m or 3.0 Gbit/s transmission. The AC timing specifications do not include RefClk jitter.

**Table 135. Gen 2i/2m 3 G transmitter AC specifications <sup>(2)</sup>**

Parameter	Symbol	Min	Typ	Max	Units	Notes
Channel speed	$t_{CH\_SPEED}$	–	3.0	–	Gbit/s	–
Unit Interval	$T_{UI}$	333.2167	333.3333	335.1167	ps	–
Total jitter $f_{C3dB} = f_{BAUD} \div 500$	$U_{SATA\_TXTJFB/500}$	–	–	0.37	UI p-p	1
Total jitter $f_{C3dB} = f_{BAUD} \div 1667$	$U_{SATA\_TXTJFB/1667}$	–	–	0.55	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 500$	$U_{SATA\_TXDJFB/500}$	–	–	0.19	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 1667$	$U_{SATA\_TXDJFB/1667}$	–	–	0.35	UI p-p	1

Notes:

1. Measured at transmitter output pins peak-to-peak phase variation; random data pattern.
2. For recommended operating conditions, see Table 4.

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen 3i transmission. The AC timing specifications do not include RefClk jitter.

**Table 136. Gen 3i transmitter AC specifications <sup>(1)</sup>**

Parameter	Symbol	Min	Typ	Max	Units
Speed	–	–	6.0	–	Gbit/s
Total jitter before and after compliance interconnect channel	$J_T$	–	–	0.52	UI p-p
Random jitter before compliance interconnect channel	$J_R$	–	–	0.18	UI p-p
Unit interval	UI	166.6083	166.6667	167.5583	ps

Note:

1. For recommended operating conditions, see Table 4.

### 3.23.5.2.3 AC differential receiver input characteristics

This table provides the Gen1i/1m or 1.5 Gbit/s differential receiver input AC characteristics for the SATA interface. The AC timing specifications do not include RefClk jitter.

**Table 137. Gen 1i/1m 1.5 G receiver AC specifications <sup>(2)</sup>**

Parameter	Symbol	Min	Typical	Max	Units	Notes
Unit Interval	$T_{UI}$	666.4333	666.6667	670.2333	ps	–
Total jitter data-data 5 UI	$U_{SATA\_RXTJ5UI}$	–	–	0.43	UI p-p	1
Total jitter, data-data 250 UI	$U_{SATA\_RXTJ250UI}$	–	–	0.60	UI p-p	1
Deterministic jitter, data-data 5 UI	$U_{SATA\_RXDJ5UI}$	–	–	0.25	UI p-p	1
Deterministic jitter, data-data 250 UI	$U_{SATA\_RXDJ250UI}$	–	–	0.35	UI p-p	1

Notes:

1. Measured at the receiver.
2. For recommended operating conditions, see Table 4.

This table provides the differential receiver input AC characteristics for the SATA interface at Gen2i/2m or 3.0 Gbit/s transmission. The AC timing specifications do not include RefClk jitter.

**Table 138. Gen 2i/2m 3 G receiver AC specifications <sup>(2)</sup>**

Parameter	Symbol	Min	Typical	Max	Units	Notes
Unit Interval	$T_{UI}$	333.2167	333.3333	335.1167	ps	–
Total jitter $f_{C3dB} = f_{BAUD} \div 500$	$U_{SATA\_RXTJIB/500}$	–	–	0.60	UI p-p	1
Total jitter $f_{C3dB} = f_{BAUD} \div 1667$	$U_{SATA\_RXTJIB/1667}$	–	–	0.65	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 500$	$U_{SATA\_RXDJIB/500}$	–	–	0.42	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 1667$	$U_{SATA\_RXDJIB/1667}$	–	–	0.35	UI p-p	1

Notes:

1. Measured at the receiver.
2. For recommended operating conditions, see Table 4.

This table provides the differential receiver input AC characteristics for the SATA interface at Gen 3i transmission. The AC timing specifications do not include RefClk jitter.

**Table 139. Gen 3i receiver AC specifications <sup>(2)</sup>**

Parameter	Symbol	Min	Typical	Max	Units	Notes
Total jitter after compliance interconnect channel	$J_T$	–	–	0.60	UI p-p	1
Random jitter before compliance interconnect channel	$J_R$	–	–	0.18	UI p-p	1
Unit interval: 6.0 Gb/s	UI	166.6083	166.6667	167.5583	ps	–

Notes:

1. Measured at the receiver.
2. The AC specifications do not include RefClk jitter.

## 4 SECURITY FUSE PROCESSOR

This chip implements the QorIQ platform's trust architecture, supporting capabilities such as secure boot. Use of the trust architecture feature is dependent on programming fuses in the Security Fuse Processor (SFP). The details of the trust architecture and SFP can be found in the chip reference manual.

To program SFP fuses, the user is required to supply 1.8 V to the TA\_PROG\_SFP pin per [Power sequencing](#). TA\_PROG\_SFP should only be powered for the duration of the fuse programming cycle, with a per device limit of six fuse programming cycles. All other times, TA\_PROG\_SFP should be connected to GND. The sequencing requirements for raising and lowering TA\_PROG\_SFP are shown in Figure 9. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 4.

### NOTE

Users not implementing the QorIQ platform's trust architecture features should connect TA\_PROG\_SFP to GND.

## 5 HARDWARE DESIGN CONSIDERATIONS

### 5.1 Clock ranges

This table provides the clocking specifications for the processor core, platform, memory, and integrated flash controller.

**Table 140. Processor, platform, and memory clocking specifications**

Characteristic	Maximum processor core frequency								Unit	Notes
	1200 MHz		1400 MHz		1600 MHz		1800 MHz			
	Min	Max	Min	Max	Min	Max	Min	Max		
Core cluster group PLL frequency	1000	1200	1000	1400	1000	1600	1000	1800	MHz	0, 2
Platform clock frequency	400	400	400	600	400	700	400	700	MHz	0, 3
Memory Bus Clock Frequency (DDR4)	650	800	650	1050	650	1050	650	1050	MHz	0, 4, 5
IFC clock frequency	-	100	-	100	-	100	-	100	MHz	
FMan	400	600	400	600	400	800	400	800	MHz	

Notes:

1. Caution: The platform clock to SYSCLK ratio and core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform clock frequency do not exceed their respective maximum or minimum operating frequencies.
2. The memory bus clock speed is half the DDR4 data rate. The DDR4 memory bus clock frequency is limited to min = 650 MHz.
3. The memory bus clock speed is dictated by its own PLL.
4. The integrated flash controller (IFC) clock speed on IFC\_CLK[0:1] is determined by the IFC module input clock (platform clock / 2) divided by the IFC ratio programmed in CCR[CLKDIV]. See the chip reference manual for more information.
5. The minimum platform frequency should meet the requirements in [Minimum platform frequency requirements for high-speed interfaces](#).
6. For supported voltage/frequency options, see the orderable part list of QorIQ LS1046A and LS1026A Multicore [Communications Processors at www.Teledyne e2v.com](#).

#### 5.1.1 DDR clock ranges

The DDR memory controller can run only in asynchronous mode, where the memory bus is clocked with the clock provided on the DDRCLK input pin, which has its own dedicated PLL.

This table provides the clocking specifications for the memory bus.

**Table 141. Memory bus clocking specifications**

Characteristic	Min Freq.(MHz)	Max Freq.(MHz)	Min Data Rate (MT/s)	Max Data Rate (MT/s)	Notes
Memory bus clock frequency and data rate for DDR4	650	1050	1300	2100	1, 2, 3

Notes:

1. Caution: The platform clock to SYSCLK ratio, core to SYSCLK ratio and DDR to SYSCLK (or DDRCLK) ratio settings must be chosen such that the resulting platform frequency, core frequency and DDRCLK frequency do not exceed their respective maximum or minimum operating frequencies.
2. The memory bus clock refers to the chip's memory controllers' Dn\_MCK[0:1] and Dn\_MCK[0:1] output clocks, running at half of the DDR data rate.
3. The memory bus clock speed is dictated by its own PLL.
4. For supported voltage/frequency options, see the orderable part list of QorIQ LS1046A and LS1026A Multicore [Communications Processors at www.Teledyne e2v.com](#).

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

## 5.2 Minimum platform frequency requirements for high-speed interfaces

The platform clock frequency must be considered for proper operation of high-speed interfaces as described below. For proper PCI Express operation, the platform clock frequency must be greater than or equal to:

**Figure 88. Gen 1 PEX minimum platform frequency**

$$\frac{527 \text{ MHz} \times (\text{PCI Express link width})}{16}$$

**Figure 89. Gen 2 PEX minimum platform frequency**

$$\frac{527 \text{ MHz} \times (\text{PCI Express link width})}{8}$$

**Figure 90. Gen 3 PEX minimum platform frequency**

$$\frac{527 \text{ MHz} \times (\text{PCI Express link width})}{4}$$

See section "Link Width," in the chip reference manual for PCI Express interface width details. Note that "PCI Express link width" in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection. It refers to the widest port in use, not the combined width of the number ports in use.

## 5.3 Minimum DPAA frequency requirements

The minimum DPAA frequency of 533 MHz is required for 10 G operations.

## 6 THERMAL

This table shows the thermal characteristics for the chip. Note that these numbers are based on design estimates and are preliminary.

**Table 142. Package thermal characteristics**

Rating	Board	Symbol	Value	Unit	Notes
Junction-to-ambient, natural convection	Single-layer board (1s)	R <sub>ΘJA</sub>	25.18	°C/W	1
Junction-to-ambient, natural convection	Four-layer board (2s2p)	R <sub>ΘJA</sub>	14.35	°C/W	1
Junction-to-ambient, moving air (1 m/s)	Single-layer board (1s)	R <sub>ΘJMA</sub>	15.47	°C/W	1
Junction-to-ambient, moving air (1 m/s)	Four-layer board (2s2p)	R <sub>ΘJMA</sub>	9.35	°C/W	1
Junction-to-board	-	R <sub>ΘJB</sub>	4.66	°C/W	2
Junction-to-case (top)	-	R <sub>ΘJC</sub>	0.71	°C/W	3
Junction-to-lid top	-	R <sub>ΘJLT</sub>	0.36	°C/W	4

Notes:

- Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-2A and JESD51-6 (moving air). Thermal test board meets JEDEC specification for this package (JESD51-9).
- Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- Junction-to-lid-top thermal resistance is determined using the MIL-STD 883 Method 1012.1. However, instead of the cold plate, the lid top temperature is used here for the reference case temperature. Reported value does not include the thermal resistance layer between the package and cold plate.
- Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a specific standardized environment. It is not meant to predict the performance of a package in an application-specific environment.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**Table 143. Thermal resistance with heat sink in open flow**

Heat sink with thermal grease	Air flow	Thermal resistance (°C/W)
Wakefield 53 x 53 x 25 mm Pin Fin	Natural Convection	6.5
Wk698	0.5 m/s	4.0
	1 m/s	2.9
	2 m/s	2.4
	4 m/s	2.1
Aavid 35x31x23 mm Pin Fin	Natural Convection	8.8
av10563	0.5 m/s	5.3
	1 m/s	4.2
	2 m/s	3.9
	4 m/s	3.3
Aavid 30x30x9.4 mm Pin Fin	Natural Convection	12.5
Av 3358	0.5 m/s	8.9
	1 m/s	6.7
	2 m/s	5.1
	4 m/s	4.1
Aavid 43x41x16.5 mm Pin Fin	Natural Convection	9.0
Av 2332	0.5 m/s	5.8
	1 m/s	4.3
	2 m/s	3.2
	4 m/s	2.7

**Notes:**

1. Simulations with heat sinks were done with the package mounted on the 2s2p thermal test board.
2. The thermal interface material was a typical thermal grease such as Dow Corning 340 or Wakefield 120 grease.
3. See [Thermal management information](#), for additional details.

**6.1 Recommended thermal model**

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Teledyne e2v sales office.

**6.2 Temperature diode**

The chip has temperature diodes that can be used to monitor its temperature by using some external temperature monitoring devices (such as ADT7481A™).

The following are the specifications of the chip temperature diodes:

Operating range: 10 – 230  $\mu$ A


Ideality factor over temperature range 85°C - 105°C,  $n = 1.006 \pm 0.003$ , with approximate error  $\pm 1^\circ\text{C}$  and error under  $\pm 3^\circ\text{C}$  for temperature range 0°C - 85°C

### 6.3 Thermal management information

This section provides thermal management information for the flip-chip, plastic-ball, grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material.

The recommended attachment method to the heat sink is illustrated in Figure 91. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 15 pounds force (65 N)

Figure 91. Package exploded, cross-sectional view-FC-PBGA



The system board designer can choose between several types of heat sinks to place on the device. There are several commercially available thermal interfaces to choose from in the industry. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.


#### 6.3.1 Internal package conduction resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-lid-top thermal resistance
- The die junction-to-board thermal resistance

This figure shows the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

**Figure 92. Package with heat sink mounted to a printed-circuit board**



(Note the internal versus external package resistance)

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

### 6.3.2 Thermal interface materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increasing contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see Figure 91).

The system board designer can choose among several types of commercially available thermal interface materials.

## 7 PACKAGE INFORMATION

### 7.1 Package parameters for the FC-PBGA

The package parameters are as provided in the following list. The package type is 23 mm x 23 mm, 780 flip-chip, plastic-ball, grid array.

- Package outline - 23 mm x 23 mm
- Interconnects - 780
- Ball Pitch - 0.8 mm

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers


- Ball Diameter (nominal) - 0.45 mm
- Ball Height (nominal) - 0.3 mm
- Solder Balls Composition - 96.5% Sn, 3% Ag, and 0.5% Cu – C5 Pb free
- Solder Balls Composition - 63% Sn, 37% Pb – C5 leaded
- Module height (typical) - 2.31 (minimum), 2.46 mm (typical), and 2.61 mm (maximum)

## 7.2 Mechanical dimensions of the FC-PBGA

This figure shows the mechanical dimensions and bottom surface nomenclature of the chip.

**Figure 93. Mechanical dimensions of the FC-PBGA**

### 1. Mechanical dimensions of the FC-PBGA – C5 Pb free




1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

5. Parallelism measurement shall exclude any effect of mark on top surface of package.
6. All dimensions are symmetric across the package center lines, unless dimensioned otherwise.
7. Pin 1 thru hole shall be centered within foot area.
8. 23.2 mm maximum package assembly (lid + laminate) X and Y.

**2. Mechanical dimensions of the FC-PBGA – C5 leaded**



1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.
6. All dimensions are symmetric across the package center lines, unless dimensioned otherwise.

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

- 7. Pin 1 thru hole shall be centered within foot area.
- 8. 23.2 mm maximum package assembly (lid + laminate) X and Y.

## 8 ORDERING INFORMATION

This table provides the Teledyne e2v QorIQ platform part numbering nomenclature.

### 8.1 Part numbering nomenclature

Table 144. Part numbering nomenclature

LS <sup>(1)</sup>	n	nn	n	x	t	e	n	c	t	r
Generation	Performance Level	Number of Virtual cores	Unique ID	Core Type	Temperature Range	Encryption	Package Type	CPU Speed <sup>1</sup>	DDR Data Rate	Die Revision
LS(X) <sup>(2)</sup> = Layer scape	1	04 = four cores 02 = two cores	6	A = Arm	A = Automotive -40°C – 105°C F = -40°C – 125°C M = Military -55°C – 125°C	E = Encryption N = Non-Encryption	3 = FCPBGA C4 Pb-free/C5 Leaded 8 = FCPBGA C4/C5 Pbfree	P = 1400 MHz Q = 1600 MHz T = 1800 MHz	1 = 2100 MHz	A = Rev 1.0

Notes:

- 1. For availability of the different versions, contact your local e2v sales office.
- 2. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a PCX part number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.

## 9 REVISION HISTORY

This table summarizes revisions to this document.

Issue	Date	Comments
DS 60S 221109(F.1)	January 2022	Removed typo "PORESET_B assertion" from step2 of secure boot fuse programming in Power sequencing (effectively removed) Add <sup>(9)</sup> in title of Table 7 and Table 8 All Graph correction, bug with PDF version
F	September 2021	Change of the document reference. In Table 1 (p23, p34-37) - note on QSPI_B (1,16) => (1,15) - note on SD_GNDxx (24) => (23) - note on FA_VL & PROG_MTR (16) => (15)
E	July 2020	Deleting M version and features at 0.9V, Table 4, Table 7, Table 8 and Table 144. For the LS1046A family of devices, only parts marked with "P", "Q" and "T" support extended temperature range, parts marked "M" supports 0°C – 105°C range only.  In Table 4 - Updated recommended value of USB_SVIN from "0.3 to USB_SVDD" to "GND to USB_SVDD" - Added note 10 for available temperature range for part numbers  Removed input signals from Table 5 as they are irrelevant for output drive capability  Removed typo "PORESET_B assertion" from step2 of secure boot fuse programming in Power sequencing  In Table 7 and Table 8 - Added note 9 regarding power numbers applicability - Added power numbers for 1200MHz at 1.0V - Added note 10 regarding power numbers applicability for 1200MHz at 1.0V  In Table 9 - Added column for Core Frequency = 1.2 GHz (VDD =1.0V) - For PH20 mode, corrected "run to PH20 state" as "PW15 to PH20 state" - For LPM20, corrected "PH20 to LPM20" as "PW15 to LPM20"
D	May 2020	Removal of Preliminary
C	July 2019	In Pinout list - added note 27, 28 - changed the note reference of "D1_MALERT_B" signal from 6 to 27 - changed the note reference of "HRESET_B" signal from 6 to 28 - Removed switchable from I2C/DUART and EVDD - updated Warning  Removed section "General AC timing specifications"  Removed note 1 "Caution: The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequencies do not exceed their respective maximum or minimum operating frequencies." from Table 14  Removed note 1 and 2 from Table 16  Added Figure 11  Added notes 6 and 7 in Table 23  Added note 3 in Table 72  In Table 89: - added a new column Notes - updated "CS to SCK delay" and "After SCK delay" parameters - removed "SCK cycle time" parameter  Updated section QSPI AC timing specifications  In section QSPI timing SDR mode, - updated "CS output hold time" and "CS output delay" parameters in Table 91 - added a note below the table  Updated Figure 61  Updated section Temperature diode

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

**LS1046A, LS1026A**

		Removed jitter specs of GTX_CLK125 from Table 18 Added note in Power sequencing
B	September 2018	Added values at 125°C in Table 7. LS1046A core power dissipation and Table 8. LS1026A core power dissipation
A	June 2018	Initial revision

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

## Table of contents

1	Introduction.....	2
2	Pin assignments.....	4
2.1	780 BGA ball layout diagrams.....	4
2.2	Pinout list.....	9
3	Electrical characteristics.....	42
3.1	Overall DC electrical characteristics.....	42
3.1.1	Absolute maximum ratings.....	42
3.1.2	Recommended operating conditions.....	44
3.1.3	Output driver characteristics.....	47
3.2	Power sequencing.....	48
3.3	Power-down requirements.....	49
3.4	Power characteristics.....	50
3.4.1	Low-power mode saving estimation.....	52
3.5	I/O power dissipation.....	53
3.6	Power-on ramp rate.....	55
3.7	Input clocks.....	55
3.7.1	System clock (SYSCLK).....	55
3.7.2	Spread-spectrum sources.....	55
3.7.3	Real-time clock timing (RTC).....	55
3.7.4	Gigabit Ethernet reference clock timing.....	55
3.7.5	DDR clock (DDRCLK).....	55
3.7.6	Differential system clock (DIFF_SYSCLK/DIFF_SYSCLK_B) timing specifications.....	55
3.7.7	Other input clocks.....	55
3.8	RESET initialization.....	55
3.9	DDR4 SDRAM controller.....	55
3.9.1	DDR4 SDRAM interface DC electrical characteristics.....	55
3.9.2	DDR4 SDRAM interface AC timing specifications.....	55
3.10	Ethernet interface, Ethernet management interface, IEEE Std 1588™.....	55
3.10.1	SGMII interface.....	55
3.10.2	QSGMII interface.....	55
3.10.3	XFI interface.....	55
3.10.4	10GBase-KR interface.....	55
3.10.5	1000Base-KX interface.....	55
3.10.6	RGMII electrical specifications.....	55
3.10.7	Ethernet management interface (EMI).....	55
3.10.8	IEEE 1588 electrical specifications.....	55
3.11	USB 3.0 interface.....	55
3.11.1	USB 3.0 PHY transceiver supply DC voltage.....	55
3.11.2	USB 3.0 DC electrical characteristics.....	55
3.11.3	USB 3.0 AC timing specifications.....	55
3.11.4	USB 3.0 reference clock requirements.....	55

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

3.11.5	USB 3.0 LFPS specifications .....	55
3.12	Integrated Flash Controller .....	55
3.12.1	Integrated Flash Controller DC electrical characteristics .....	55
3.12.2	Integrated Flash Controller AC timing specifications .....	55
3.13	LPUART interface .....	55
3.13.1	LPUART DC electrical characteristics .....	55
3.13.2	LPUART AC timing specifications .....	55
3.14	DUART interface .....	55
3.14.1	DUART DC electrical characteristics .....	55
3.14.2	DUART AC timing specifications .....	55
3.15	Flextimer interface .....	55
3.15.1	Flextimer DC electrical characteristics .....	55
3.15.2	Flextimer AC timing specifications .....	55
3.16	SPI interface .....	55
3.16.1	SPI DC electrical characteristics .....	55
3.16.2	SPI AC timing specifications .....	55
3.17	QSPI interface .....	55
3.17.1	QSPI DC electrical characteristics .....	55
3.17.2	QSPI AC timing specifications .....	55
3.18	Enhanced secure digital host controller (eSDHC) .....	55
3.18.1	eSDHC DC electrical characteristics .....	55
3.18.2	eSDHC AC timing specifications .....	55
3.19	JTAG controller .....	55
3.19.1	JTAG DC electrical characteristics .....	55
3.19.2	JTAG AC timing specifications .....	55
3.20	I <sup>2</sup> C interface .....	55
3.20.1	I <sup>2</sup> C DC electrical characteristics .....	55
3.20.2	I <sup>2</sup> C AC timing specifications .....	55
3.21	GPIO interface .....	55
3.21.1	GPIO DC electrical characteristics .....	55
3.21.2	GPIO AC timing specifications .....	55
3.22	GIC interface .....	55
3.22.1	GIC DC electrical characteristics .....	55
3.22.2	GIC AC timing specifications .....	55
3.23	High-speed serial interfaces (HSSI) .....	55
3.23.1	Signal terms definitions .....	55
3.23.2	SerDes reference clocks .....	55
3.23.3	SerDes transmitter and receiver reference circuits .....	55
3.23.4	PCI Express .....	55
3.23.5	Serial ATA (SATA) interface .....	55
4	Security fuse processor .....	55
5	Hardware design considerations .....	55

An Important Notice at the end of this datasheet addresses availability, warranty, changes, use in critical applications, intellectual property matters and other important disclaimers

5.1	Clock ranges.....	55
5.1.1	DDR clock ranges.....	55
5.2	Minimum platform frequency requirements for high-speed interfaces.....	55
5.3	Minimum DPAA frequency requirements.....	55
6	Thermal.....	55
6.1	Recommended thermal model.....	55
6.2	Temperature diode.....	55
6.3	Thermal management information.....	55
6.3.1	Internal package conduction resistance.....	55
6.3.2	Thermal interface materials.....	55
7	Package information.....	55
7.1	Package parameters for the FC-PBGA.....	55
7.2	Mechanical dimensions of the FC-PBGA.....	55
8	Ordering information.....	55
8.1	Part numbering nomenclature.....	55
9	Revision history.....	55

## IMPORTANT NOTICE

Teledyne e2v provides technical and reliability data, including datasheets, design resources, application and other recommendations ("Resources") "as is" at the date of its disclosure. All Teledyne e2v Resources are subject to change without notice to improve reliability, function or design, or otherwise.

These Resources are intended for skilled developers designing with Teledyne e2v products. You are solely responsible for a. selecting the appropriate Teledyne e2v products for your application, b. designing, validating and testing your application, and c. ensuring your application meets applicable standards, and any other safety, security, or other requirements.

Teledyne e2v makes no warranty, representation or guarantee regarding the suitability of these Resources for any particular purpose, or the continuing production of any of its products. Teledyne e2v grants you permission to use these Resources only for the development of an application that uses the Teledyne e2v products described in the Resource. Other reproduction and display of these Resources are not permitted. No license, express or implied, to Teledyne e2v intellectual property right or to any third party intellectual property right is granted by this document or by the conduct of Teledyne e2v.

To the maximum extent permitted by law, Teledyne e2v disclaims (i) any and all liability for any errors, inaccuracies or incompleteness contained in these Resources, or arising out of the application of or use of these Resources, and (ii) any and all express or implied warranties, including those of merchantability, fitness for a particular purpose or non-infringement of intellectual property rights. You shall fully indemnify Teledyne e2v against, any claims, damages, costs, losses, and liabilities arising out of your application of or use of these Resources.

Teledyne e2v's acceptance of any products purchase orders is expressly conditioned upon your assent to Teledyne e2v's General Terms and Conditions of Sale which are stated in any Teledyne e2v's offer and can be found at [www.teledyne-e2v.com/about-us/terms-and-conditions/](http://www.teledyne-e2v.com/about-us/terms-and-conditions/).

The provision of these Resources by Teledyne e2v does not expand or otherwise alter Teledyne e2v's applicable warranties or warranty disclaimers for Teledyne e2v products.

Mailing Address: Teledyne e2v Semiconductors SAS, Avenue de Rochepleine, 38120 Saint Egrève, France.

Telephone: +33 4 76 58 30 00

e-mail: [hotline-std@teledyne.com](mailto:hotline-std@teledyne.com)

Copyright © 2021, Teledyne e2v Semiconductors SAS