



# 1-Mbit (64 K × 16) Static RAM

#### **Features**

- Temperature ranges
  - □ Automotive-A: -40 °C to 85 °C
  - □ Automotive-E: -40 °C to 125 °C
- Pin and function compatible with CY7C1021CV33
- High speed
  - $\Box$  t<sub>AA</sub> = 10 ns (Automotive-A)
  - $\Box$  t<sub>AA</sub> = 12 ns (Automotive-E)
- CMOS for optimum speed and power
- Low active power: 325 mW (max)
- Automatic power down when deselected
- Independent control of upper and lower bits
- Available in Pb-free and non Pb-free 44-pin 400 Mil SOJ, 44-pin TSOP II, and 48-ball FBGA packages

### **Functional Description**


The CY7C1021CV33 is a high performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_1$  through I/O $_8$ )  $^{[1]}$ , is written into the location specified on the address pins (A $_0$  through A $_15$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_9$  through I/O $_16$ )  $^{[1]}$  is written into the location specified on the address pins (A $_0$  through A $_15$ ).

Reading from the device is accomplished by taking Chip Enable  $(\overline{\text{CE}})$  and Output Enable  $(\overline{\text{OE}})$  LOW while forcing the Write Enable  $(\overline{\text{WE}})$  HIGH. If Byte Low Enable  $(\overline{\text{BLE}})$  is LOW, then data from the memory location specified by the address pins appear on I/O<sub>1</sub> to I/O<sub>8</sub> [1]. If Byte High Enable  $(\overline{\text{BHE}})$  is LOW, then data from memory appears on I/O<sub>9</sub> to I/O<sub>16</sub> [1]. For more information, see the Truth Table on page 11 for a complete description of Read and Write modes.

The input and output pins (I/O $_1$  through I/O $_{16}$ ) are <u>placed</u> in a high impedance state when <u>the</u> device is des<u>elected</u> (CE HIGH), the outputs are <u>disabled</u> (OE HIGH), the BHE and <u>BLE</u> are <u>disabled</u> (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

### **Logic Block Diagram**




#### Note

Downloaded from Arrow.com.

1. I/O<sub>1</sub>-I/O<sub>16</sub> for SOJ/TSOP and I/O<sub>0</sub>-I/O<sub>15</sub> for BGA packages.

Cypress Semiconductor Corporation
Document Number: 38-05132 Rev. \*P





### Contents

Selection Guide	3
Pin Configuration	
Pin Definitions	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC Solutions	19



### **Selection Guide**

Description		-10	-12	Unit
Maximum Access Time		10	12	ns
Maximum Operating Current	Automotive-A	90	_	mA
	Automotive-E	_	90	mA
Maximum CMOS Standby Current	Automotive-A	5	-	mA
	Automotive-E	_	10	mA

### **Pin Configuration**

Figure 1. 44-pin SOJ/TSOP II pinout [2]





Figure 2. 48-ball FBGA pinout [2]



<sup>2.</sup> NC pins are not connected on the die.



### **Pin Definitions**

Pin Name	SOJ, TSOP Pin Number	BGA Pin Number	I/O Type	Description
A <sub>0</sub> -A <sub>15</sub>	1–5, 18–21, 24–27, 42–44	A3, A4, A5, B3, B4, C3, C4, D4, H2, H3, H4, H5, G3, G4, F3, F4	Input	Address Inputs. Used to select one of the address locations.
I/O <sub>1</sub> -I/O <sub>16</sub> <sup>[3]</sup>	7–10, 13–16, 29–32, 35–38	B6, C6, C5, D5, E5, F5, F6, G6, B1, C1, C2, D2, E2, F2, F1, G1	Input or Output	Bidirectional Data I/O lines. Used as input or output lines depending on operation.
NC	22, 23, 28	A6, D3, E3, E4, G2, H1, H6	No Connect	No Connects. Not connected to the die.
WE	17	G5	Input or Control	Write Enable Input, Active LOW. When selected LOW, a write is conducted. When deselected HIGH, a read is conducted.
CE	6	B5	Input or Control	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
BHE, BLE	40, 39	B2, A1	Input or Control	Byte Write Select Inputs, Active LOW. BHE controls I/O <sub>16</sub> —I/O <sub>9</sub> [3], BLE controls I/O <sub>8</sub> —I/O <sub>1</sub> [3].
ŌE	41	A2	Input or Control	Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, the I/O pins are tristated and act as input data pins.
V <sub>SS</sub>	12, 34	D1, E6	Ground	Ground for the Device. Connected to ground of the system.
V <sub>CC</sub>	11, 33	D6, E1	Power Supply	Power Supply Inputs to the Device.

Note 3.  $I/O_1$ - $I/O_{16}$  for SOJ/TSOP and  $I/O_0$ - $I/O_{15}$  for BGA packages.

Document Number: 38-05132 Rev. \*P Page 4 of 19



### **Maximum Ratings**

DC Input Voltage [4]	0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>CC</sub>
Automotive-A	–40 °C to +85 °C	3.3 V $\pm$ 10%
Automotive-E	–40 °C to +125 °C	

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions		-10		-12		Unit
raiailletei	Description			Min	Max	Min	Max	Oilit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min, $I_{OH}$ = $-4$	4.0 mA	2.4	-	2.4	_	V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min, $I_{OL}$ = 8.	0 mA	-	0.4	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW Voltage <sup>[4]</sup>			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	Automotive-A	-1	+1	_	_	μΑ
			Automotive-E	_	-	-12	+12	
I/O <sub>Z</sub>	Output Leakage Current		Automotive-A	-1	+1	_	_	μΑ
		Output disabled	Automotive-E	_	-	-12	+12	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	V <sub>CC</sub> = Max,	Automotive-A	_	90	_	_	mΑ
	Current I <sub>OI</sub> f =	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	Automotive-E	-	_	-	90	
I <sub>SB1</sub>	Automatic CE Power	Max V <sub>CC</sub> ,	Automotive-A	-	15	_	_	mA
	Down Current —TTL Inputs	$CE \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	Automotive-E	-	_	-	20	
I <sub>SB2</sub>		Max V <sub>CC</sub> ,	Automotive-A	-	5	_	_	mA
	Down Current — CMOS Inputs	$CE \ge V_{CC} - 0.3 \text{ V}, V_{IN} \ge V_{CC} - 0.3 \text{ V}, or V_{IN} \le 0.3 \text{ V}, f = 0$	Automotive-E	-	_	-	10	

#### Note

Document Number: 38-05132 Rev. \*P Page 5 of 19

<sup>4.</sup>  $V_{IL}$  (min) = -2.0 V and  $V_{IH}$ (max) =  $V_{CC}$  + 0.5 V for pulse durations of less than 20 ns.



### Capacitance


Parameter [5]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF


#### **Thermal Resistance**


Parameter [5]	Description	Test Conditions	44-pin SOJ	44-pin TSOP II	48-ball FBGA	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for	65.06	76.92	95.32	°C/W
$\Theta_{\sf JC}$	i i neimai resisiance	measuring thermal impedance, per EIA/JESD51	34.21	15.86	10.68	°C/W


### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [6]









#### Notes

- 5. Tested initially and after any design or process changes that may affect these parameters.
  6. AC characteristics (except High Z) for all 8-ns parts are tested using the load conditions shown in Figure 3 (a). All other speeds are tested using the Thevenin load shown in Figure 3 (b). High Z characteristics are tested for all speeds using the test load shown in Figure 3 (d).

Document Number: 38-05132 Rev. \*P Page 6 of 19



### **Switching Characteristics**

Over the Operating Range

Parameter [7]	Donasistics.	-	10	-'	11!4	
Parameter 111	Description	Min	Max	Min	Max	Unit
Read Cycle	1	<b>-</b>				
t <sub>power</sub> <sup>[8]</sup>	V <sub>CC</sub> (Typical) to the First Access	100	-	100	_	μS
t <sub>RC</sub>	Read Cycle Time	10	-	12	_	ns
t <sub>AA</sub>	Address to Data Valid	_	10	_	12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	-	3	-	ns
t <sub>ACE</sub>	CE LOW to Data Valid	_	10	_	12	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	5	_	6	ns
t <sub>LZOE</sub>	OE LOW to Low Z [9]	0	-	0	-	ns
t <sub>HZOE</sub>	OE HIGH to High Z [9, 10]	_	5	_	6	ns
t <sub>LZCE</sub>	CE LOW to Low Z [9]	3	_	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [9, 10]	_	5	_	6	ns
t <sub>PU</sub> <sup>[11]</sup>	CE LOW to Power Up	0	_	0	_	ns
t <sub>PD</sub> <sup>[11]</sup>	CE HIGH to Power Down	_	10	_	12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid	_	5	_	6	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0	_	0	-	ns
t <sub>HZBE</sub>	Byte Disable to High Z	_	5	_	6	ns
Write Cycle [12	2]	•		•	•	
t <sub>WC</sub>	Write Cycle Time	10	_	12	_	ns
t <sub>SCE</sub>	CE LOW to Write End	8	-	9	_	ns
t <sub>AW</sub>	Address Setup to Write End	8	-	9	-	ns
t <sub>HA</sub>	Address Hold from Write End	0	-	0	_	ns
t <sub>SA</sub>	Address Setup to Write Start	0	-	0	-	ns
t <sub>PWE</sub>	WE Pulse Width	7	-	8	-	ns
t <sub>SD</sub>	Data Setup to Write End	5	-	6	-	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [9]	3	_	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [9, 10]	-	5	_	6	ns
t <sub>BW</sub>	Byte Enable to End of Write	7	_	8	_	ns

#### Notes

- 7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.

- 1. This parameter is guaranteed by design and is not tested.
   12. The internal write time of the memory is defined by the overlap of WE, CE, and BHE/BLE LOW. All Signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set type 15. V, and input puise levels of 0 to 3.0 V.
   15. V, and input puise levels of 0 to 3.0 V.
   16. V, and input puise levels of 0 to 3.0 V.
   17. V, and input puise levels of 0 to 3.0 V.
   18. V, and input puise levels of 0 to 3.0 V.
   18. V, and input puise levels of 0 to 3.0 V.
   18. V, and input puise levels of 0 to 3.0 V.
   18. V, and input puise levels of 0 to 3.0 V.
   18. V, and input puise levels of 0 to 3.0 V.
   19. V and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 1.5 V, and input puise levels of 1.5 V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to 3.0 V.
   10. V, and input puise levels of 0 to

Document Number: 38-05132 Rev. \*P Page 7 of 19



### **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled)  $^{[13,\ 14]}$ 





Figure 5. Read Cycle No. 2 (OE Controlled) [14, 15]



#### Notes

<sup>13. &</sup>lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u>, and/or <u>BLE</u> = V<sub>IL</sub>. 14. <u>WE</u> is HIGH for read cycle. 15. Address valid prior to or coincident with <u>CE</u> transition LOW.



### Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [16, 17]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)




<sup>16.</sup> Data I/O is high impedance if OE, BHE, and/or BLE = V<sub>IH</sub>.

17. If OE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled)





### **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> -I/O <sub>8</sub> [18]	I/O <sub>9</sub> -I/O <sub>16</sub> [18]	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read – All Bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read – Lower Bits Only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read – Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write – All Bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write – Lower Bits Only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write – Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

Note 18. I/O  $_{1}$  –I/O  $_{16}$  for SOJ/TSOP and I/O  $_{0}$  –I/O  $_{15}$  for BGA packages.


Document Number: 38-05132 Rev. \*P Page 11 of 19



### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1021CV33-10ZSXA	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-A
12	CY7C1021CV33-12VXE	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Automotive-E
	CY7C1021CV33-12ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	
	CY7C1021CV33-12BAE	51-85096	48-ball FBGA	

### **Ordering Code Definitions**




Document Number: 38-05132 Rev. \*P Page 12 of 19



## **Package Diagrams**

Figure 9. 44-pin SOJ (400 Mils) V44.4 Package Outline, 51-85082




Document Number: 38-05132 Rev. \*P Page 13 of 19



### Package Diagrams (continued)

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087




51-85087 \*E



### Package Diagrams (continued)

Figure 11. 48-ball FBGA (7 × 7 × 1.2 mm) BA48 Package Outline, 51-85096



Document Number: 38-05132 Rev. \*P Page 15 of 19



## **Acronyms**

Acronym	Description				
BGA	ball grid array				
CE	chip enable				
CMOS	complementary metal oxide semiconductor				
FBGA	fine-pitch ball grid array				
I/O	input/output				
OE	output enable				
SOJ	small outline J-lead				
SRAM	static random access memory				
TQFP	thin quad flat pack				
TSOP	thin small-outline package				
TTL	transistor-transistor logic				
WE	write enable				

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure					
°C	degree Celsius					
μΑ	microampere					
μs	microsecond					
mA	milliampere					
mm	millimeter					
mW	milliwatt					
MHz	megahertz					
ns	nanosecond					
%	percent					
pF	picofarad					
V	volt					
W	watt					

Document Number: 38-05132 Rev. \*P Page 16 of 19



# **Document History Page**

Documen Documen	Document Title: CY7C1021CV33 Automotive, 1-Mbit (64 K × 16) Static RAM Document Number: 38-05132						
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change			
**	109472	12/06/01	HGK	New data sheet			
*A	115044	05/08/02	HGK	Ram7 version C4K x 16 Async Removed "Preliminary"			
*B	115808	06/25/02	HGK	I <sub>SB1</sub> and I <sub>CC</sub> values changed			
*C	120413	10/31/02	DFP	Updated BGA pin E4 to NC			
*D	238454	See ECN	RKF	Added Automotive Specifications to datasheet Added Pb-free devices in the Ordering Information			
*E	334398	See ECN	SYT	Added Pb-free on page 9 and 10			
*F	493565	See ECN	NXR	Added Automotive-A operating range Corrected typo in the Pin Definition table Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table Updated the ordering information table			
*G	563963	See ECN	VKN	Added t <sub>POWER</sub> specification in the AC Switching Characteristics table Added footnote 8			
*H	1390863	See ECN	VKN / AESA	Corrected TSOP II package outline			
*	1891366	See ECN	VKN / AESA	Added -10ZSXA part in the Ordering Information table Updated Ordering Information Table			
*J	2880096	02/17/2010	VKN / AESA	Added "CY7C1021CV33-10ZXI" part in the Ordering Information table Updated package diagrams.			
*K	2897691	03/23/2010	RAME	Updated Ordering Information Updated Package Diagrams			
*L	3089939	11/18/2010	PRAS	Removed inactive parts from Ordering Information.			
*M	3127893	01/04/2011	HMLA	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated in new template.			
*N	3272897	06/07/2011	HMLA	Updated Features (Removed the information associated with speed bins -8 and also the information associated with Commercial and Industrial parts.) Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Selection Guide (Removed the information associated with Commercial and Industrial parts.) Updated Operating Range (Removed the information associated with Commercial and Industrial parts.) Updated Electrical Characteristics (Removed the information associated with Commercial and Industrial parts.) Updated Package Diagrams.			
*0	3400821	10/10/2011	HMLA	Updated Operating Range (Straddled both rows under V <sub>CC</sub> column so that the same condition is applicable for both Automotive-A and Automotive-E ranges). Updated Ordering Information (Removed the Note "The 44-pin TSOP II package containing the Automotive grade device is designated as "ZS", while the same package containing the Commercial/Industrial grade device is "Z"." below the Ordering Information table since Commercial/Industrial grade devices are not offered in this data sheet). Updated Package Diagrams.			

Document Number: 38-05132 Rev. \*P Page 17 of 19



## **Document History Page** (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*P 3897056	3897056	02/13/2013	MEMJ	Updated Document Title to read as "CY7C1021CV33 Automotive, 1-Mbit (6 K $ imes$ 16) Static RAM".
				Updated Functional Description: Added Note 1 and referred the same note in I/O <sub>0</sub> –I/O <sub>7</sub> and I/O <sub>8</sub> –I/O <sub>15</sub> .
				Updated Logic Block Diagram: Added Note 1 and referred the same note in I/O <sub>0</sub> –I/O <sub>7</sub> and I/O <sub>8</sub> –I/O <sub>15</sub> .
				Updated Pin Definitions: Referred Note 3 in description of BHE, BLE pin.
				Updated Switching Characteristics: Updated Note 12 only.
				Updated Switching Waveforms: Updated Figure 6, Figure 7, Figure 8.
				Updated Truth Table: Added Note 18 and referred the same note in $I/O_1-I/O_8$ and $I/O_9-I/O_8$ columns.
				Updated Package Diagrams: spec 51-85082 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *D to *E.

Document Number: 38-05132 Rev. \*P Page 18 of 19



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05132 Rev. \*P Revised February 13, 2013 Page 19 of 19

All products and company names mentioned in this document may be the trademarks of their respective holders.