

MD6602 Data Sheet

Mixed Signal MCU MD6602 Data Sheet

MD6602 Data Sheet	Rev. 1.0
Date of issue	Aug.11, 2015
Publication	SANKEN ELECTRIC CO.,LTD.
Editing	SANKEN ELECTRIC CO.,LTD.
Copyright (C) 2015	SANKEN ELECTRIC CO.,LTD.

CONTENTS

1.	Product Overview	1-1
	1.1 Features	1-1
	1.1.1 Analog Sub System	1-1
	1.1.2 Digital Sub System	1-1
	1.2 Description	1-3
	1.3 Application	1-3
	1.4 Ordering Information	1-3
2.	Block Diagram	2-1
3.	Pin Description	3-1
	*	3-1
	3.2 Signal Description	3-2
4.)4-1
		4-1
	· ·	4-2
	4.2.1 Detect low power-supply voltage	ge4-2
5.	Clock System	5-1
	•	5-1
	5.2 Register Description	5-2
	5.2.1 Clock controller	5-2
	5.2.2 Analog ground control	5-5
	5.2.3 Low Power Controller	5-6
	5.3 Clock Initialization Sequence	5-6
	5.4 Low Power Mode	5-6
	5.4.1 SLEEP Mode	5-7
	5.4.2 STBY Mode	5-8
	5.5 An example way to configure Clock Set	tings after Power On5-9
	5.6 Limitation of Clock System	5-10
	5.6.1 Limitation of Low Power Mode	e 5-10
6.	•	6-1
		6-1
		6-1
	•	6-2
	• •	6-3
		6-5
	• • • • • • • • • • • • • • • • • • • •	6-5
	•	6-6
	-	6-7
	•	ele 6-8
7.	• •	7-1
		7-1
	•	7-2
	Ç	7-4
8.	GPIO	8-1

8.1	GPIO Structure		
8.2	Registe	er Description	8-3
	8.2.1	Pin Function Select for GPIO0 (PFS0)	8-5
	8.2.2	Pin Function Select H for GPIO0 (PFSH0)	8-5
	8.2.3	Pin Function Select for GPIO1 (PFS1)	8-6
	8.2.4	Pin Function Extend Select Select for GPIO1 (PFSE1)	8-7
	8.2.5	Pin Function Select for GPIOn (PFSn) (n=2-3)	
	8.2.6	Pin Function Select for GPIO4 (PFS4)	
	8.2.7	Pin Function Select for GPIO5 (PFS5)	
	8.2.8	Pin Data Direction for GPIOn (PDDn) (n=0-3)	
	8.2.9	Pin Data Direction for GPIO4 (PDD4)	
	8.2.10	Pin Data Direction for GPIO4 (PDD5)	
	8.2.11	Pin Data for GPIOn (PDRn) (n=0-3)	
	8.2.12	Pin Data for GPIO4 (PDR4)	
	8.2.13	Pin Data for GPIO5 (PDR5)	
	8.2.14	Pin Pull Up Control for GPIOn (PPUn) (n=0,2,3)	
	8.2.15	Pin Pull Up Control for GPIO4 (PPU4)	
	8.2.16	Pin Pull Down Control for GPIO1 (PPD1)	
	8.2.17	Pin Pull Down Control for GPIO5 (PPD5)	
	8.2.18	Pin Interrupt Enable for GPIOn (PIEn) (n=0-3)	
	8.2.19	Pin Interrupt Enable for GPIO4 (PIE4)	
	8.2.20	Pin Interrupt Enable for GPIO5 (PIE5)	
	8.2.21	Pin Interrupt Flag for GPIOn (PIFn) (n=0-3)	
	8.2.22	Pin Interrupt Flag for GPIO4 (PIF4)	
	8.2.23	Pin Interrupt Flag for GPIO5 (PIF5)	
	8.2.24	Pin Interrupt Sense for GPIOn (PISn) (n=0-3)	
	8.2.25	Pin Interrupt Sense for GPIO4 (PIS4)	
	8.2.26	Pin Interrupt Sense for GPIO5 (PIS5)	
	8.2.27	Pin Interrupt Level for GPIOn (PILn) (n=0-3)	
	8.2.28	Pin Interrupt Level for GPIO4 (PIL4)	
	8.2.29	Pin Interrupt Level for GPIO5 (PIL5)	
	8.2.30	Pin Interrupt Both Edge for GPIOn (PIBn) (n=0-3)	
	8.2.31	Pin Interrupt Both Edge for GPIO4 (PIB4)	
	8.2.32	Pin Interrupt Both Edge for GPIO5 (PIB5)	
	8.2.33	ADC Event Select from GPIOn (PEADCn) (n=0-3)	
	8.2.34	ADC Event Select from GPIO4 (PEADC4)	
	8.2.35	ADC Event Select from GPIO5 (PEADC5)	
	8.2.36	PWM Event Select from GPIOn (PEPWMn) (n=0-3)	
	8.2.37	PWM Event Select from GPIO4 (PEPWM4)	
	8.2.38	PWM Event Select from GPIO5 (PEPWM5)	
	8.2.39	PWM Event Gathering Method (PEMETHOD)	
	8.2.40	PWM Event Gathering Method 1(PEMETHOD1)	
	8.2.41	Serial input select register (SIS)	
	8.2.42	I2C input select register (I2CIS)	
0.2	8.2.43	TMR input select register (TMRIS)	
8.3		tions	
	8.3.1	Pin selection of serial interface	8-25

	8.3.2	Reading the PDRx register after writing	8-25
	8.3.3	Pin function setting for GPIO14, GPIO15, GPIO16 or GPIO17	8-25
9.	Event Connec	ctions in the LSI	9-1
10.	Interrupt Con	10-1	
	10.1 Overv	iew	10-1
	10.2 Interru	upt Vectors	10-2
	10.3 Regist	ter Description	10-3
	10.3.1	INTMST	10-3
	10.3.2	INTENA	10-4
	10.3.3	INTLVL	10-4
	10.3.4	INTCFG	10-5
	10.3.5	INTFLG	10-5
	10.4 Opera	tion	10-6
	10.4.1	Initial setting	10-6
	10.4.2	Interrupt flag	
	10.4.3	Interrupt level	
	10.4.4	Interrupt of external pins	10-7
11.	Direct SFR A	ccess Controller (DSAC)	11-1
		iew	
	11.2 Event		11-2
	11.3 Regist	ter Description	11-4
	11.3.1	DSAC Control A Register (DSACNTAn)	11-7
	11.3.2	DSAC Control B Register (DSACNTBn)	11-8
	11.3.3	DSAC Source address Register (DSASRCn)	11-9
	11.3.4	DSAC Destination address Register (DSADSTn)	11-10
	11.3.5	DSAC Trigger Register (DSATRGm)	11-11
	11.4 Opera	tion	11-13
	11.5 Initial	ization sequence	11-16
	11.6 Limita	ation of DSAC	11-16
	11.6.1	Disabling DSAC	11-16
	11.6.2	Limitation in case when DSAC transfer data size is 8bits	11-16
12.	FLASH Mem	ory Control	12-1
		iew	
		memory mat structure	
	12.3 Regist	ter Description	12-4
	12.3.1	FMTIME	12-4
	12.3.2	FMPAGE	_
	12.3.3	FMROW	
	12.3.4	FMCOL	
	12.3.5	FMCTRL	
	12.3.6	FMEXE	
	12.3.7	FMRPD0-3	
	12.3.8	FMRMOD	
	12.3.9	FMPCR	
	•	tion	
	12.4.1	Instruction fetch	12-10

	12.4.2	Flash programming	12-10
	12.4.	2.1. Mass Erase	12-10
	12.4.	2.2. Page Erase	12-11
	12.4.	2.3. Row Programming	12-12
	12.4.	2.4. Row Data Read	12-13
	12.4.	2.5. Protecting Release	12-14
	12.5 Flash p	rotecting level control	12-14
	12.6 Limitat	ion of FLC	12-15
	12.6.1	Going to low power mode	12-15
	12.6.2	Row programming time	12-15
	12.6.3	Protect function	12-15
13.	TinvDSP		13-1
	•	ew	
	13.2 Block I	Diagram	13-2
		ces	
	13.4 Instruct	tions	13-3
	13.4.1	Instruction Format	13-3
	13.4.2	Instruction Set	13-5
	13.5 Operati	ion	13-7
	13.6 Event (Outputs	13-9
	13.7 Shared	Memory	13-9
	13.8 Function	on for coefficient	13-9
	13.8.1	CVR	13-9
	13.8.2	LDR	13-10
	13.8.3	Priority between two functions	13-11
	13.9 Examp	le of Application	13-11
	13.10 Registe	r Description	13-13
	13.10.1	DSPn Control Register (DSPnCTRL) (n=0-1)	13-18
	13.10.2	DSPn Execution Register (DSPnEXEC) (n=0-1)	13-18
	13.10.3	DSPn Debug Register (DSPnDBG)	13-19
	13.10.4	DSPn Rx LSB Side (DSPn_Rx_L) (n=0-1, x=0-7)	13-20
	13.10.5	DSPn Rx MSB Side (DSPn_Rx_H) (n=0-1,x=0-7)	13-21
	13.10.6	DSPn Rx LSB Side (DSPn_Rx_L) (n=0-1,x=8-15)	13-22
	13.10.7	DSPn Rx MSB Side (DSPn_Rx_H) (n=0-1,x=8-15)	13-23
	13.10.8	DSPn ACC (DSPn_ACC_x) (n=0-1,x=0-4)	13-24
	13.10.9	DSPn Program Memory LSB/MSB Side (DSPn_PRG_DATL/H) (n=0-1)	13-24
	13.10.10	DSP Shared Memory Address (DSPn_PRG_ADR) (n=0-1)	13-25
	13.10.11	DSPn Execution Trigger Status (DSPnTRG) (n=0-1)	13-25
	13.10.12	DSPn Access Counter Clear Register (DSPnRST) (n=0-1)	13-26
	13.10.13	DSPn Control 2 Register (DSPnCTRL2)	13-26
	13.10.14	DSPn CVR Enable Register (DSPnCNSTEN)	13-27
	13.10.15	DSPn Cx LSB Side (DSPn_Cx_L) (n=0-1,x=0-7)	
	13.10.16	DSPn Cx LSB Side (DSPn_Cx_L) (n=0-1,x=0-7)	13-29
	13.10.17	DSPn LDR Load Address (DSPnLDA)	13-30
	13.10.18	DSPn Maximum value LSB Side	13-30
	13.10.19	DSPn Maximum value MSB Side	13-31
	13.10.20	DSPn Minimum value LSB Side	13-31

	13.10.21		
	13.11 Cautio	n of operation	13-32
	13.11.1	DSP_SS asserted in the DIV instruction	13-32
	13.11.2	Prohibition of rewriting Arguments in executing the DIV instruction	13-32
	13.11.3	MMX instruction's configuration	13-32
14.	_	on PWM	
		iew	
		Diagram	
		rces	
		Source selection	
	14.5 Operat	tion	
	14.5.1	Direct Mode and Buffer Mode	
		5.1.1. Direct Mode	
		5.1.2. Buffer Mode (PWM Mode 0,1)	
		5.1.3. Buffer Mode (PWM Mode 2,3)	
	14.5.2	PWM Mode 0	
	14.5.3	PWM Mode 1 (Auto Dead Time)	
	14.5.4	PWM Mode 2 (Phase Shift)	
	14.5.5	PWM Mode 3 (Phase Shift + Auto Dead Time)	
		ntions or Output Control Conditions	
		tion Timing	
		gger Operations	
	14.8.1	Events for re-trigger	
	14.8.2	Re-Trigger Operation Mode A	
	14.8.3	Re-Trigger Operation Mode B	
	14.8.4	Re-Trigger Operation Mode C	
	14.8.5	Re-Trigger Operation D	
	14.8.6	Re-Trigger Mask Operation	
	14.8.7	Detail method to change Waveform Level by Re-Trigger	
		Output	
		pt Output	
	•	er Access	
	C	er Description	
	14.12.1	PWMENBL	
	14.12.2	PWMCSC0	
	14.12.3	PWMCSC1 PWMCNTS	
	14.12.4	PWMcN1S	
	14.12.5 14.12.6	PWMnEVO0/1/T (n=0~3)	
		PWMnINTS0/1(n=0~3)	
	14.12.7	PWMnINTS()/1(n=0~3)	
	14.12.8	PWMnIN1F(n=0~3) PWMnACCLR (n=0~3)	
	14.12.9	· · · · · ·	
	14.12.10 14.12.11	PWMnACS1S (n=0~3)	
	14.12.12 14.12.13		
		PWMnHCR0(n=0~3)	
	14.12.14	F WIMITHORU(II—U~3)	14-48

	14.12.15	PWMnLCR0(n=0~3)	14-49
	14.12.16	PWMnHCR1 (n=0~3)	14-50
	14.12.17	PWMnLCR1 (n=0~3)	14-50
	14.12.18	PWMnMODE (n=0~3)	14-51
	14.12.19	PWMnRTRG(n=0~3)	14-52
	14.12.20	PWMnRTRS (n=0~3)	14-52
	14.12.21	PWMnRTGC (n=0~3)	14-53
	14.12.22	PWMnRTL (n=0~3)	14-54
	14.12.23	PWMnRTMC (n=0~3)	14-55
	14.12.24	PWMnRTMP (n=0~3)	14-55
	14.12.25	BUF_MIN/MAXn(n=0~3)	14-56
	14.12.26	BUF_A/B/C/Dn (n=0~3)	14-57
	14.13 Examp	ole to configure PWM	14-59
	14.14 Cautio	n of Operation	14-60
	14.14.1	Restrictions about Auto Dead Time Mode of PWM	14-60
	14.14.2	Restriction about PWM Mode 2/3 (Phase Shift Mode)	14-61
	14.14.3	Restriction about PWM Re-Trigger Mode	14-62
	14.14.4	Restriction about PWM Re-Trigger Mask	14-63
15	Watch Dog Ti	mer	15 1
13.	_	ew	
		er Description	
	15.2.1	WDT Control register	
		liagram	
		pt diagram	
		ler	
		ion	
	15.6.1	How to write into WTCNT and WTCSR	
	15.6.2	Watch dog timer mode	
	15.6.3	Interval Timer Mode	
16.	,	TMR)	
	· ·	er Description	
	16.2.1	Timer control Mode Register (TMOD0/2)	
	16.2.2	Timer control Mode Register (TMOD1/3)	
	16.2.3	Timer n Status Register (TMSRn) (n=0-3)	
	16.2.4	Timer n Control register (TMCRn) (n=0-3)	
	16.2.5	Timer n event clear register (TMECRn) (n=0-3)	
	16.2.6 16.2.7	Timer n extend mode register (TEMODn) (n=0-3) Timer input capture select register (TICS0)	
		Timer input capture select register (TICS0) Timer input capture select register (TICS1)	
	16.2.8		
	16.2.9	Timer in automal awart solar register (TVESn) (n=2-3)	
	16.2.10	Timer n compare metals A. I. (TCMDAL n) (n=0-3)	
	16.2.11	Timer n compare match A H (TCMPALn) (n=0-3)	
	16.2.12	Timer n compare match P. I. (TCMPPL n) (n=0-3)	
	16.2.13 16.2.14	Timer n compare match B-L (TCMPBLn) (n=0-3) Timer n compare match B-H (TCMPBHn) (n=0-3)	
	ID / 14	THE RECORD ARE THATCH D-FILL WIPD FILL (NED FOLL)	In-IX

	16.2.15	Timer n counter L (TCNTLn) (n=0-3)	16-18
	16.2.16	Timer n counter H (TCNTHn) (n=0-3)	16-19
	16.2.17	Timer n buffer A-L (TBUFALn) (n=0-3)	16-19
	16.2.18	Timer n buffer A-H (TBUFAHn) (n=0-3)	16-20
	16.2.19	Timer n buffer B-L (TBUFBLn) (n=0-3)	16-20
	16.2.20	Timer n buffer B-H (TBUFBHn) (n=0-3)	16-21
	16.2.21	Timer n TIOA output control register (TOACRn) (n=0-3)	16-21
	16.2.22	Timer n TIOB output control register (TOBCRn) (n=0-3)	16-22
	16.2.23	Timer n phase counting input select register (TPCISn) (n=0-3)	16-23
	16.3 Opera	ntion	16-23
	16.3.1	16 bit Register access	16-23
	16.3.2	Counter Operation	16-24
	16.3.3	Compare match operation	16-24
	16.3.4	Compare match output	16-24
	16.3.5	Auto Clear	16-25
	16.3.6	PWM Event Clear	16-26
	16.3.7	TIC input Event Clear	16-26
	16.3.8	32bit Counter Mode (Cascade mode)	16-26
	16.3.9	Compare match timing	16-26
	16.3.10	Input Capture Mode	16-27
	16.3.11	Buffer Mode	16-28
	16.3.12	Phase Counting Mode	16-28
	16.3.13	Noise Filter for Pin Input	16-32
	16.3.14	Event and Interrupt	16-32
	16.3.15	Basic setting	16-34
	16.4 Limita	ation of TMR	16-34
	16.4.1	Disabling TMR operation	16-34
17.	SPI		17-1
	17.1 Overv	<i>r</i> iew	17-1
	17.2 Regist	ter Description	17-2
	17.2.1	SPI Control Register (SPICR)	17-3
	17.2.2	SPI CLOCK DIV Register (SPICLK)	17-5
	17.2.3	SPI data format Register (SPIFMT)	17-5
	17.2.4	SPI Status register (SPISR)	17-6
	17.2.5	SPI Error Status register (SPIESR)	17-6
	17.2.6	SPI Interrupt Enable Register (SPIIER)	17-7
	17.2.7	SPI Data Register L (SPIDRL)	17-8
	17.2.8	SPI Data Register H (SPIDRH)	17-8
	17.3 Interru	upt generation	17-9
	17.3.1	INT_TX	17-9
	17.3.2	INT_RX	17-10
	17.4 Timin	g chart and Connection	17-11
	17.4.1	Master mode	17-11
	17.4.2	Slave Mode	17-13
	17.5 Opera	ntion	17-14
	17.5.1	Master mode	17-14
	17.5.2	Slave Mode	17-17

18.	I2C / S	MBUS	5	18-1
	18.1	Overvi	iew	18-1
	18.2	Registe	er Description	18-2
	18	8.2.1	I2C Bus Control Register (ICCR)	18-3
	18	8.2.2	I2C Bus Status Register (ICSR)	18-4
	18	8.2.3	I2C Bus Receive Data Register (ICRXDR)	18-6
	18	8.2.4	I2C Bus Transmit Data Register (ICTXDR)	18-7
	18	8.2.5	Transmit Address Register (ICTSAR)	18-7
	18	8.2.6	Slave Address Register (ICSAR)	
	18	8.2.7	Clock Divider Register (ICCLK)	
	18	8.2.8	I2C Command Register (ICCMD)	18-9
	18	8.2.9	I2C Bus SDA Setup Time Register (ICSSTR)	
	18	8.2.10	I2C Bus SDA Hold Time Register (ICSHTR)	
	18	8.2.11	I2C Bus SDA Hardware Status Register 0(ICHDSR0)	18-12
	18	8.2.12	I2C Bus SDA Hardware Status Register 1(ICHDSR1)	
	18	8.2.13	I2C Time Base Register	18-13
	18	8.2.14	SMBUS INT Status Register	18-13
	18.3		ıs data format	
	18.4		receiver operation	
	18.5		transmitter operation	
	18.6		r receiver operation	
	18.7		r transmitter operation	
	18.8	Noise	Filter	18-23
19.	UART	'		19-1
	19.1	Overvi	iew	19-1
	19.2	Extern	nal (off-chip) connections	19-2
	19.3	Registe	er Description	19-3
	19	9.3.1	Receiver Buffer Register/Transmitter Holding Register	19-3
	19	9.3.2	Interrupt Enable Register (IER)	
	19	9.3.3	Interrupt Identification Register (IIR)	19-4
	19	9.3.4	FIFO Control Register (FCR)	19-5
	19	9.3.5	Line Control Register (LCR)	19-6
	19	9.3.6	Line Status Register (LSR)	19-7
	19	9.3.7	Divisor Latches	19-8
	19	9.3.8	Baud rate	19-9
	19.4	Operat	tion	19-10
20	Analog	Tnter_(Connection Network	20-1
20.	20.1		iew	
21.	_		0bit SAR ADC	
	21.1		iew	
	21.2	•	rer Description	
		1.2.1	ADC Configuration Register (ADCn)	
		1.2.2	ADC Sample Mode Register (ADSMn)	
		1.2.3	ADC Channel Sequence L Register (ADSLn)	
		1.2.4	ADC Channel Sequence H Register (ADSHn)	
	21	1.2.5	ADC Event Source L Register (ADEVTLn)	21-9

		21.2.6	ADC Event Source H Register (ADEVTHn)	21-9
		21.2.7	ADC Sample/Hold Time Register (ADNSMPn)	21-10
		21.2.8	ADC Enable Register (ADENn)	21-10
		21.2.9	ADC Access Counter Clear Register (ADACCLRn)	21-11
		21.2.10	ADC Ch0 Update Threshold L Register (ADUPTHL0n)	21-12
		21.2.11	ADC Ch0 Update Threshold H Register (ADUPTHH0n)	21-12
		21.2.12	ADC Ch0 Non-update Count Register (ADNUPCNTn)	
		21.2.13	ADC Extend Event Select Register (ADEEVSn)	
		21.2.14	ADC ChX Offset Data L Register, X=0-9,A,B (ADOLXn)	
		21.2.15	ADC ChX Offset Data H Register, X=0-9,A,B (ADOHXn)	
		21.2.16	ADC ChX Data L Register, X=0-9,A,B (ADLXn)	
		21.2.17	ADC ChX Data H Register, X=0-9, A,B (ADHXn)	
		21.2.18	ADC Trigger Register (ADT)	
		21.2.19	ADC Interrupt Register (ADI)	
	21.3	Operation	On	
		21.3.1	Basic operation	
		21.3.2	Conversion Mode	
			2.1. "Burst until Sequence End" mode	21-22
			2.2. "Step and Round Sequence" Mode	
		21.3.3	Dual Sample/Hold	
		21.3.4	Conversion start trigger	
		21.3.5	Converted data offset adjustment	
		21.3.6	Interrupts	
		21.3.7	ADC Event	
		21.3.8	Reading converted data	
		21.3.9	Threshold for conversion data update	
		21.3.10	Initialization sequence	
		21.3.11	Sample/Hold time adjustment	
			on of ADC10	
		21.4.1	Disabling ADC	-
		21.4.2	Going to standby mode	
		21.4.3	Clock frequency setting	
		21.4.4	Reading Internal Voltage Sources (AGND, DAC, TEMP) from ADC10	
22.	_		12 bit SAR ADC	
	22.1		W	
	22.2	•	Description	
		22.2.1	ADC Configuration Register (ADC2)	
		22.2.2	ADC Channel Sequence L Register (ADSL2)	
		22.2.3	ADC Channel Sequence H Register (ADSH2)	
		22.2.4	ADC Event Source L Register (ADEVTL2)	
		22.2.5	ADC Event Source H Register (ADEVTH2)	
		22.2.6	ADC Sample/Hold Time Register (ADNSMP2)	
		22.2.7	ADC Enable Register (ADEN2)	
		22.2.8	ADC Access Counter Clear Register (ADACCLR2)	
		22.2.9	ADC Ch0 Update Threshold L Register (ADUPTHL02)	
		22.2.10	ADC Ch0 Update Threshold H Register (ADUPTHH02)	
		22.2.11	ADC Ch0 Non-update Count Register (ADNUPCNT2)	22-10

	22.2.12	ADC Extend Event Select Register (ADEEVS2)	22-11
	22.2.13	ADC ChX Offset Data L Register ,X=0-9,A,B (ADOLX2)	22-12
	22.2.14	ADC ChX Offset Data H Register, X=0-9,A,B (ADOHX2)	22-13
	22.2.15	ADC ChX Data L Register, X=0-9,A,B (ADLX2)	22-14
	22.2.16	ADC ChX Data H Registerr, X=0-9,A,B (ADHX2)	22-15
	22.2.17	ADC Trigger Register (ADT)	22-15
	22.2.18	ADC Interrupt Register (ADI)	22-15
	22.3 Operat	tion	22-16
	22.3.1	Basic operation	22-16
	22.3.2	Conversion Mode	22-17
	22.3	3.2.1. Burst until Sequence End mode	22-17
	22.3	3.2.2. Step and Round Sequence Mode	22-18
	22.3.3	Conversion start trigger	22-19
	22.3.4	Converted data offset adjustment	22-19
	22.3.5	Interrupts	22-20
	22.3.6	ADC Event	22-20
	22.3.7	Reading converted data	22-20
	22.3.8	Threshold for conversion data update	22-20
	22.3.9	Initialization sequence	22-21
	22.4 Limita	tion of ADC12	22-22
	22.4.1	Disabling ADC	22-22
	22.4.2	Going to standby mode	22-22
	22.5 Readin	ng Internal Voltage Sources (AGND, DAC) from ADC12	22-22
		on of operation	
	22.6.1	Restriction about the conversion time of the 12 bits ADC	22-22
23	10 bit DAC		22.1
23.		iew	
		Diagram	
		er Description	
	23.3.1	•	
		Mix DACn Data L (MIXDAnL)	
	23.3.3	Mix DACn Data H (MIXDAnH)	
	23.3.4	Mix DACn Read Data L (MIXDARDnL)	
	23.3.5	Mix DAC Read Data H (MIXDARDH)	
	23.3.6	Mix DAC Access Counter Clear Register (DACACCLR)	
	23.3.7	Mix DACn Output select Register (DACOUTn)	
		tion	
	-	tion of DAC	
	23.5.1	MIXDAnL/H register access	
24	ODAMD		24.1
24.	_	iew	
		er Description	
	24.2 Regist	Mix OPAMPn Configuration (MIXOPAn) (n=0-3)	
	24.2.1	Mix OPAMP1 Configuration (MIXOPAII) (II=0-3)	
	24.2.3	Notice of OPAMP	
		2.3.1. Resistance of analog switch that exists between OPAMP output and PIN -	
	∠ r.∠		

25.	Comparator -		25-1
	25.1 Over	view	25-1
	25.2 Regis	ster Description	25-2
	25.2.1	Mix Comparator n Configuration (MIXCMPn) (n=0-5)	25-3
	25.2.2	Mix Comparator n Functional Select (MIXCMSn) (n=0-3)	
	25.2.3	Comparator n Result (MIXCMRn) (n=0-3)	25-6
	25.2.4	Mix Comparator Interrupt 0(CMI0)	25-7
	25.2.5	Mix Comparator Interrupt 1(CMI1)	25-8
	25.3 Opera	ation	25-9
26.	Voltage Refe	erence (VREF)	26-1
	26.1 Over	view	26-1
27	Temperature	Sensor (TEMP)	27-1
27.		view	
		ster Description	
	27.2.1	Temperature sensor Control (TEMP)	
20	DWM O	t Controller (POC)	
28.		view	
		ster Description	
	28.2.1	POC Control Register (POCCRn)	
	28.2.2	POC Status Register (POCSTS)	
		ation	
20	•		
29.		view	
		ster Description	
	29.2.1	RAMIF Control Register	
	29.2.2	Ring Buffer Head Address L Register	
	29.2.3	Ring Buffer Head Address H Register	
	29.2.4	Ring Buffer Tail Address L Register	
	29.2.5	Ring Buffer Tail Address H Register	
	29.2.6	Ring Buffer Pointer L Register	
	29.2.7	Ring Buffer Pointer H Register	
	29.2.8	RAM write register L	
	29.2.9	RAM write register H	29-4
	29.3 Opera	ation	29-5
	29.3.1	XRAM write from DSAC	29-5
	29.3.2	Arbitration between SFRBUS and XBUS	29-5
	29.3.3	Interrupt	29-5
30.	CMP Looku	p Table (CMPLUT)	30-1
		view	
	30.2 Regis	ster Description	30-2
	30.2.1	LUTn Control Register (LUTnCR)	30-3
	30.2.2	LUTn Output Register m (LUTnOUTm)	30-4
	30.3 Opera	ation	
31.	Electrical Ch	naracteristics	31-1
		lute Maximum Ratings	
		-	

	31.2	Recommended Operating Conditions	31-1
	31.3	Package Information	31-1
	31.4	Current Consumption (4)	31-2
	31.5	Low Voltage Detector	31-2
	31.6	Reset Operation	31-2
	31.7	Clock Operation	31-2
	31.8	10 bit ADC	31-3
	31.9	12 bit ADC	31-3
	31.10	10 bit DAC	31-4
	31.11	OPAMP	31-4
	31.12	Comparator	31-4
	31.13	Voltage Reference	31-6
	31.14	Temperature Sensor	31-6
		Analog GND	
	31.16	Digital I/O DC Spec	31-6
	31.17	Digital I/O AC Spec	31-7
	3	1.17.1 Timing of PWM	31-7
	3	1.17.2 Timing of SPI	31-7
	3	1.17.3 Timing of I2C	31-8
32.	Packa	ging information	
	32.1	QFN40_PKG_dimensional outline drawing	32-1
	32.2	LQFP64 PKG dimensional outline drawing	32-2

MD6602 (Mixed Signal MCU)

1. Product Overview

1.1 Features

1.1.1 Analog Sub System

• High Speed 10bit SAR ADC

- ➤ 2 Units (Independent)
- ➤ 12 Inputs/unit
- Conversion Speed: 4MSPS (4MSPS includes Sampling Time)
- > Simultaneous Sampling
- > Sequence Conversion
- Configurable Conversion Triggers
- Configurable Result Offset
- ➤ Dual sample-hold mode(CH0 and CH1)

• High Precision 12bit SAR ADC

- ➤ 1 Unit
- ➤ 12 inputs
- ➤ Conversion Speed: 1MSPS
- Sequence Conversion
- ➤ Configurable Conversion Triggers
- ➤ Configurable Result Offset

High Precision 10bit DAC

- ➤ 4 Units
- ➤ Update Rate: 0.1MSPS
- Configurable Update Triggers

High Speed Analog Comparator

- ➤ 6 Units
- Response Time: 20ns
- Digital Hazard Filter
- > Configurable Event Generation

• Operational Amplifier (OPAMP)

- > 4 Units
- > Standalone or Unity, Selectable

• Voltage Reference

Generate 1.2V

• Temperature Sensor

- ➤ Measures Junction Temperature
- Read from Internal ADC

• Analog Inter-Connection Network

➤ Configurable Inter-Connections among In/Out Signals of Analog Modules and External Pins

1.1.2 Digital Sub System

• Pipelined 8bit CPU

- ➤ 8051 Compatible Instructions
- ➤ Pipeline with 3-5 stages
- > 50MHz, 1cycle/8bit-instruction
- 256bytes Internal RAM

• 1-wire On-Chip-Debug Interface

- ➤ R/W to all Internal Resources
- ➤ Go / Step / Stop
- PC Break / Data Access Break
- > Reset
- > FLASH Program / Erase

• FLASH Memory

- ➤ 32KB
- > Feeds 8bit Instruction in 1cyc
- Protection Supported

Internal RAM

➤ 1KB

Tinv DSP

- ➤ 2 Units (Independent)
- > 16bit Fixed Point
- > Sequence Programmable
- Up to 64step Instruction /Data Memory(shared by two DSPs)
- ➤ 16 Data Registers + 8 Constant value Registers
- ➤ 36-bit Accumulator
- ➤ Instructions: Multiply, Division, MAC, Barrel-Shift, Move, Jump, MMX(saturation) and Load-Data from memory
- ➤ Hardware Divider Supported
- ➤ Event Synchronized Sequence
- Configurable Event Generation
- ➤ Example: 3P2Z IIR Filter → 10 cycle

• High Resolution PWM

- ➤ 8-outputs (4-pairs for Hi/Lo Sides)
- ➤ 4 x 16bit Counters for each pair
- Counters can be Synchronized
- > PWM Resolution: 1ns
- ➤ Configurable PWM Duty (0%-100%) and Carrier Frequency in every PWM cycle
- Configurable Non-Overlap Time
- Counter Modes: Up and Up/Down
- Phase Shift Mode Supported
- ➤ Re-Trigger Operations by Internal /external Events

• PWM Output Controller(POC)

- > Turn off(Hi-z) PWM output by selected event
- Turn on by CPU
- ➤ Turn on by PWM CMP_MAX/MIN event(Auto release)

• Direct SFR Access Controller(DSAC)

- ➤ Direct Data Transfer between Peripheral Registers (SFR: Special Function Register)
- ➤ 16 channels
- > Selectable Transfer Trigger Event
- > Configurable transfer addressing mode
- > 8 or 16bit transfer mode
- ➤ SFR access priority: DSAC > CPU

• RAM interface(RAMIF)

- Provides data transfer from SFR peripherals to 1KB RAM.
- > Provides ring buffer interface
- ➤ RAM access Priority: RAMIF > CPU

Comparator Lookup Table(CMPLUT)

- > Source: six comparators
- ➤ Two 6input 1output LUT
- ➤ Available for POC event
- > Available for Pin output(LUT0/1)

• 16bit Timers

- > 4 Units
- ➤ 16bit Counter
- > Compare Match generates Event
- > synchronization with PWM
- > Counter clear by external pin input event
- ➤ Input capture/ Compare match output
- ➤ 4 Phase counting mode
- ➤ Buffer mode

• SPI

- ➤ 1 Unit, Master/Slave
- > 3-wires (Clock, MOSI, MISO)
- Dedicated Baud Rate Generator

• I2C (SMBUS)

- ➤ 1 Unit, Master/Slave
- Dedicated Baud Rate Generator
- ➤ SMBUS Compatible I/O Buffer

UART

- ➤ 1 Unit
- Dedicated Baud Rate Generator

GPIO

- Digital & Analog Multiplexed
- > Pull-Up or Pull-Down MOS
- Configurable as Interrupt Sources

• Interrupt Controller

- ➤ Up to 32 interrupt vectors
- > Two level programmable interrupt priority

Watch Dog Timer (WDT)

- ➤ 8-bit counter
- Reset or Interrupt

Low Voltage Detector (LVD)

➤ Generate LVD interrupt

Reset Control

- > External Reset
- ➤ Internal Power On Reset (POR)
- > Brown out Reset

Clock Control

- > External XTAL Oscillator
- ➤ Internal Ring Oscillator (IRC)
- > PLL
- ➤ Sleep/Stand-by mode

External Power Supply Voltage

- ➤ 3.3V for each DVCC and AVCC
- ➤ Internal Core Voltage Regulator

• Package

- > QFN-40 (6x6mm, P0.5)
- > LQFP-64(10x10mm, P0.5)

1.2 Description

The LSI is a MCU (Micro Controller Unit) with Rich and Powerful Analog Elements such as High Speed 10bit ADC, High Precision 12bit ADC, 10bit DAC, High Speed Comparators, and Operational Amplifiers. These analog blocks can be connected via inter-connection-network to configure the LSI as a user-defined mixed signal device. Moreover, this LSI integrates not only CPU but also Dedicated Tiny DSP separated from CPU, High-Resolution PWM, and Automatic Data Transfer Scheme in one chip, which realize Self-Running Feedback Control System without CPU. In such system, CPU can engage in other tasks such as intelligent controls, communications, system watches, error detections and non-linear controls, etc. and then, the LSI will provide you high performance control system

1.3 Application

- Digital DC-DC Power Supply
- Digital AC-DC Power Supply
- Digital Assist Power Supply
- LED Lighting Control
- LED Signage
- Wireless Charger
- MPPT Solar Controller
- Inverter for Solar Battery
- Inverter for Motor Control
- E-Bike, E-Assist Bicycle
- EV Charger




Figure 1-1 MD6602 Internal Functions

1.4 Ordering Information

Part #	FLASH/RAM	Vcc	Package	Note
MD6602FNV	32KB/1KB	3.3V	QFN-40	Tray
MD6602FNVL	32KB/1KB	3.3V	QFN-40	Tape & Reel
MD6602FPV	32KB/1KB	3.3V	LQFP-64	Tray

2. Block Diagram




Figure 2-1 LSI Block Diagram

3. Pin Description

3.1 Pin Arrangement




Figure 3-1 Pin Arrangement for LQFP-64




Figure 3-2 Pin Arrangement for QFN-40 (QFN-41)

3.2 Signal Description

Class	QFN40 Pin No.	LQFP64 Pin No.	Pin Name	ОЛ	PUP/DOWN	Description	INT	5V In	Schmitt	Logic level	3.3V Iout
Digital Power	27	26, 40 45	DVCC	-	-	Digital 3.3V					
Supply	26,41	15,25 35,44 51	DVSS	-	-	Digital 0V					
	25	43	DVCC_CORE	-	-	Digital Power for Internal Logic (Connect Capacitor.)					
Analog	2	2	AVCC1	-	-	Analog 3.3V					
Power	10	14	AVCC2	-	-	Analog 3.3V					
Supply	1,9	1,13	AVSS	=.	-	Analog 0V					
System	28	46	MODE	IN	-	Chip Mode (Fixed to 0)			Yes	LVTTL	
	29	47	/RES	IN	U	Reset Input			Yes	LVTTL	
OSC	24	42	XTALIN	IN		XTAL Input					
	23	41	XTALOUT	О	-	XTAL Output					
Debug	30	48	DBG	I/O	U	1-wire Debug Port (open drain)		Yes		LVTTL	4mA

	No.	No.									
Class	QFN40 Pin N	LQFP64 Pin	Pin Name	0/I	PUP/DOWN	Description	INT	5V In	Schmitt	Logic level	3.3V Iout
Serial/ TMR	11	17	GPIO00/SDAA/ CLKMONA/SS_NA/		U	GPIO or SDA (od) or CLKMON or SS_N(SPI)	Yes	Yes		LVTTL	4mA
	12	18	GPIO01/SCLA/SCKA	I/O	U	GPIO or SCL (od) or SCK(SPI)	Yes	Yes		LVTTL	4mA
	13	19	GPIO02/TXDA/SOA/TIOA0	I/O	U	GPIO or TXD or SO(SPI) or TIOA0	Yes	Yes		LVTTL	4mA
	14	20	GPIO03/RXDA/SIA/TIOB0	I/O	U	GPIO or RXD or SI(SPI) or TIOB0	Yes	Yes		LVTTL	4mA
	-	21	GPIO04/SDAC/CLKMONC	I/O	U	GPIO or SDA(od) or CLKMON	Yes	Yes		LVTTL	4mA
	-	22	GPIO05/SCLC/TIC0	I/O	U	GPIO or SCL(od) or TIC0	Yes	Yes		LVTTL	4mA
	-	23	GPIO06/TXDC/TIOA1	I/O	U	GPIO or TXD or TIOA1	Yes	Yes		LVTTL	4mA
	-	24	GPIO07/RXDC/TIOB1	I/O	U	GPIO or RXD or TIOB1	Yes	Yes		LVTTL	4mA
PWM/	15	27	GPIO10/PWM0H	I/O	D	GPIO or PWM0H	Yes	Yes		LVTTL	16mA
Serial/	16	28	GPIO11/PWM0L	I/O	D	GPIO or PWM0L	Yes	Yes		LVTTL	16mA
TMR	17	29	GPIO12/PWM1H	I/O	D	GPIO or PWM1H	Yes	Yes		LVTTL	16mA
	18	30	GPIO13/PWM1L	I/O	D	GPIO or PWM1L	Yes	Yes		LVTTL	16mA
	19	31	GPIO14/PWM2H/SDAB/ CLKMONB/SS_NB/TIOA3A	I/O	D	GPIO or PWM2H or SDA(od) or CLKMON or SS_N or TIOA3	Yes	Yes		LVTTL	16mA
	20	32	GPIO15/PWM2L/SCLB/SCKB/ TIOB3A	I/O	D	GPIO or PWM2L or SCL(od) or SCK or TIOB3	Yes	Yes		LVTTL	16mA
	21	33	GPIO16/PWM3H/TXDB/ SOB/TIOA2A	I/O	D	GPIO or PWM3H or TXD or SO(SPI) or TIOA2	Yes	Yes		LVTTL	16mA
	22	34	GPIO17/PWM3L/RXDB/ SIB/TIOB2A	I/O	D	GPIO or PWM3L or RXD or SI(SPI) or TIOB2	Yes	Yes		LVTTL	16mA
Analog	31	55	GPIO20/ANEX0	I/O	U	GPIO or Analog External 0	Yes			LVTTL	4mA
	32	56	GPIO21/ANEX1	I/O	U	GPIO or Analog External 1	Yes			LVTTL	4mA
	33	57	GPIO22/ ANEX2	I/O	U	GPIO or Analog External 2	Yes			LVTTL	4mA
	34	58	GPIO23/ ANEX3	I/O	U	GPIO or Analog External 3	Yes			LVTTL	4mA
	35	59	GPIO24/ ANEX4	I/O	U	GPIO or Analog External 4	Yes			LVTTL	4mA
	36	60	GPIO25/ ANEX5	I/O	U	GPIO or Analog External 5	Yes			LVTTL	4mA
	37	61	GPIO26/ ANEX6	I/O	U	GPIO or Analog External 6	Yes			LVTTL	4mA
	38	62	GPIO27/ ANEX7	I/O	U	GPIO or Analog External 7	Yes			LVTTL	4mA
	39	63	GPIO30/ANEX8	I/O	U	GPIO or Analog External 8	Yes			LVTTL	4mA
	40	64	GPIO31/ANEX9	I/O	U	GPIO or Analog External 9	Yes			LVTTL	4mA
	3	3	GPIO32/ ANEX10	I/O	U	GPIO or Analog External 10	Yes			LVTTL	4mA
	4	4	GPIO33/ ANEX11	I/O	U	GPIO or Analog External 11	Yes			LVTTL	4mA
	5	5	GPIO34/ ANEX12	I/O	U	GPIO or Analog External 12	Yes			LVTTL	4mA
	6	6	GPIO35/ ANEX13	I/O	U	GPIO or Analog External 13	Yes			LVTTL	4mA
	7	7	GPIO36/ ANEX14	I/O	U	GPIO or Analog External 14	Yes			LVTTL	4mA
	8	8	GPIO37/ ANEX15	I/O	U	GPIO or Analog External 15	Yes			LVTTL	4mA
TMR	-	49	GPIO40/TIOA2B	I/O	U	GPIO or TIOA2B	Yes	Yes		LVTTL	4mA
	-	50	GPIO41/TIOB2B	I/O	U	GPIO or TIOB2B	Yes	Yes		LVTTL	4mA
	-	52	GPIO42/TIC2/LUT0	I/O	U	GPIO or TIC2 or LUT0	Yes	Yes		LVTTL	4mA
	-	53	GPIO43/TIOA3B	I/O	U	GPIO or TIOA3	Yes	Yes		LVTTL	4mA
	-	54	GPIO44/TIOB3B	I/O	U	GPIO or TIOB3	Yes	Yes		LVTTL	4mA
	-	16	GPIO45/TIC3/LUT1	I/O	U	GPIO or TIC3 or LUT1	Yes	Yes		LVTTL	4mA

Class	QFN40 Pin No.	LQFP64 Pin No.	Pin Name	ОЛ	PUP/DOWN	Description	INT	5V In	Schmitt	Logic level	3.3V Iout
GPIO	-	36	GPIO50	I/O	D	GPIO	Yes	Yes		LVTTL	16mA
	-	37	GPIO51	I/O	D	GPIO	Yes	Yes		LVTTL	16mA
	1	38	GPIO52	I/O	D	GPIO	Yes	Yes		LVTTL	16mA
	1	39	GPIO53	I/O	D	GPIO	Yes	Yes		LVTTL	16mA
Analog	-	9	ANEX16	I/O	-	Analog External 16					
	-	10	ANEX17	I/O	-	Analog External 17					
	1	11	ANEX18	I/O	-	Analog External 18					
	-	12	ANEX19	I/O	-	Analog External 19					

4. Reset System and Low Voltage Detector (LVD)

4.1 Overview

Block diagram of Reset System and Low Voltage Detector (LVD) are shown in Figure 4-1. Internal POR (Power on Reset) watches external power supply DVDD and it asserts reset signal when DVDD is low. The POR output is stretched by digital delay, and it is ored with external reset signal /RES to make the whole chip in reset state.

Several modules can generate reset signal and there are priorities among them as shown in Figure 4-1.

Note that the 1-wire OCD (On-Chip-Debugger) generates two kinds of reset, one is whole chip reset, and the other is CPU reset.

Low Voltage Detector watches the DVCC and it sets detect LVD flag once DVCC becomes lower than the threshold. If any, LVD flag can generate interrupt.




Figure 4-1 Reset System and Low Voltage Detector (LVD)




Figure 4-2 Power On Reset and Low Voltage Detection

Table 4-1 Reset Sources and Each Effect

Reset Source	OCD is	WDT is	LVD flag is	SYSC is	Others are
/RES	Initialized	Initialized	Initialized	Initialized	Initialized
POR	Initialized	Initialized	Initialized	Initialized	Initialized
WDT	Not-Initialized	Not-Initialized	Not-Initialized	Initialized	Initialized
OCD (whole chip)	Not-Initialized	Initialized	Initialized	Initialized	Initialized
OCD (CPU reset)	Not-Initialized	Not-Initialized	Not-Initialized	Not-Initialized	Initialized

Register Description 4.2

Table 4-2 List of Resister

Symbol	Name	Address	Initial value
LVDCTRL	LVD Control	0xFF90	0x00

4.2.1 Detect low power-supply voltage

Regis	ter	LVDCTRL		LVD Con	itrol	Address	0xFF90				
Bit	Bit N	lame	R/W	Initial	Description	Description					
7	LVD	E	R/W	0	LVD Enable 0: LVD Disable 1: LVD Enable						
6	reser	ved	R	0	Read value is 0. Write						
5	reser	ved	R	0	Read value is 0. Write						
4	LVD	IE	R/W	0	LVD Interrupt Enable 0: LVD Interrupt Disa 1: LVD Interrupt Enab						
3	reser	ved	R	0	Read value is 0. Write						
2	reserv	ved	R	0	Read value is 0. Write	only 0.					
1	reser	ved	R	0	Read value is 0. Write	only 0.					
0	LVD	IF	R/C	0	LVD Interrupt Flag (before mask; indepen Read 0: No Request Read 1: Interrupt Ever Write 0: No effect Write 1: To clear corre						

While LVD flag is set, LVD can not detect low voltage state.

Once LVD flag is cleared, LVD can detect low voltage state after having five clocks wait.

5. Clock System

5.1 Overview

The clock system of the LSI is shown in Figure 5-1.

After power on reset, base clock comes from IRC (Internal Ring Oscillator: 10MHz). The CPU Program can change the base clock to external XTAL.

There are 4 types of clock speed in the LSI. CLKFAST(50MHz max) is used for CPU and related resources. CLKSLOW (25MHz max) is used for peripherals. CLKADC (133MHz max) is used for ADC which requires fine pitch clock edges. CLKPWM1000 is used for High Resolution PWM.

The 1-wire UART portion of OCD (On Chip Debugger) uses clock of IRC to make constant baud rate.

Basically in default mode, clock for each module is stopped except for CLKCPU. Each clock can be enabled by setting its gating signal (EN_CLKxxx) by CPU program.




Figure 5-1 Clock System

Register Description 5.2

Table 5-1 List of Resisters

Symbol	Name	Address	Initial value
CLKCFG0	Clock Configuration	0xFF80	0x00
CLKCFG1	Clock Configuration	0xFF81	0x01
MCLKE0	Module Clock Enable 0	0xFF84	0x00
MCLKE1	Module Clock Enable 1	0xFF85	0x00
MCLKE2	Module Clock Enable 2	0xFF86	0x00
MCLKE3	Module Clock Enable 3	0xFF87	0x00
MCLKE4	Module Clock Enable 4	0xFF88	0x00
AGNDCTRL	Analog ground Control	0xFF91	0x01
LPCTRL	Low Power Control	0xFFA0	0x00

5.2.1 Clock controller

Regis	ster	CLKCFG0		Clock Co	nfiguration	0xFF80						
Bit	Bit N	ame	R/W	Initial	Description	Description						
7	PLLF	ERR	R	0	***	0: PLL1 is in normal state 1: PLL1 says something error.						
6	PLLE	EN	R/W	0	PLL1 Enable 0: PLL1 Disable 1: PLL1 Enable							
5	CLK	PLL	R/W	0	PLL Clock Select 0: CLKPLL1 and CLI CLKSRC 1: CLKPLL1 and CLI PLL1 output through i Note: Even if CLKPL user mode.							
4	reser	ved	R	0	Read value is 0. Write	only 0.						
3	DIV1	.1	R/W	0	Main Divider Configu	ration						
2	DIV1	0	R/W	0	00: x1/8 01: x1/4 10: x1/2 11: x1/1							
1	DIV)1	R/W	0	CLKADC Divider Co	nfiguration						
0	DIV	00	R/W	0	00: x1/8 01: x1/4 10: x1/2 11: x1/1							

Note:

When PLL disabled, "1" cannot be set in CLKPLL. DIVXX and CLKPLL can read the present preset value by setting CLKC.

Regist	er	CLKCFG1		Clock Co	nfiguration	Address	0xFF81				
Bit	Bit N	ame	R/W	Initial	Description	Description					
7	reserv	ved	R	0	Read value is 0. Write						
6	reserved R 0 Read value is 0. Write only 0.										
5	reserv	ved	R	0	Read value is 0. Write	only 0.					
4	reserv	ved	R	0	Read value is 0. Write	only 0.					
3	CLKMON R/W 0 0: CLKSRC			Clock Monitor Select 0: CLKSRC is connec 1: CLKFAST is conne							
2	CLK	SRC	R/W	0	Clock Source Select 0: IRC is connected to 1: OSC is connected to						
1	OSCI	E	R/W	0	External XTAL Oscill 0: OSC Disable 1: OSC Enable						
0	IRCE	Internal Ring Oscillator Clock Enable 0: IRC Disable 1: IRC Enable									

Note:

If you try to clear both OSCE and IRCE or select disabled clock source, this register can not change.

In STBY mode, OSC and IRC will stop regardless of the value of the OSCE and IRCE.

In addition, if you want to switch from IRC to OSC or from OSC to IRC, must be set to 2'b11 the CLKCFG[1:0].

Regis	ster	MCLKE0		Module C	lock Enable 0	Address	0xFF84		
Bit	Bit Na	me	R/W	Initial	Description		Note		
7	reserve	ed	R	0	Read value is 0. Write				
6	reserve	ed	R	0	Read value is 0. Write				
5	reserve	ed	R	0	Read value is 0. Write				
4	ME_T	IM	R/W	0	Module Clock Enable				
3	ME_S	PI	R/W	0	0: Clock Stops 1: Clock Runs				
2	ME_I2	2C	R/W	0					
1	ME_U	ART	R/W	0					
0	ME_G	PIO	R/W	0					

Regis	Register MCLKE1			Module Clock Enable 1		Address	0xFF85	
Bit	Bit Na	me	R/W	Initial	Description			Note
7	reserve	ed	R	0	Read value is 0. Write	only 0.		
6	reserve	ed	R	0	Read value is 0. Write only 0.			
5	ME_D	SP1	R/W	0	Module Clock Enable			
4	ME_D	SP0	R/W	0	0: Clock Stops 1: Clock Runs			
3	reserve	ed	R	0	Read value is 0. Write	only 0.		
2	reserve	ed	R	0	Read value is 0. Write only 0.			
1	ME_P	WMPLL	R/W	0	Module Clock Enable			
0	ME_P	WM	R/W	0	0: Clock Stops 1: Clock Runs			

Regis	Register MCLKE2			Module Clock Enable 2		Address	0xFF86	
Bit	Bit Na	me	R/W	Initial	Description			Note
7	reserve	ed	R	0	Read value is 0. Write	only 0.		
6	ME_A	DC2	R/W	0	CLKADC2 Enable 0: Clock Stops 1: Clock Runs			
5	ME_A	DC1	R/W	0	CLKADC1 & CLKAI 0: Clock Stops 1: Clock Runs	DC1_133 Er	nable	
4	ME_A	DC0	R/W	0	CLKADC0 & CLKAI 0: Clock Stops 1: Clock Runs	DC0_133 Er	nable	
3	reserve	ed	R	0	Read value is 0. Write	only 0.		
2	reserve	ed	R	0	Read value is 0. Write	only 0.		
1	reserve	ed	R	0	Read value is 0. Write	only 0		
0	ME_D	AC	R/W	0	Module Clock Enable 0: Clock Stops 1: Clock Runs			

Regis	Register MCLKE3			Module Clock Enable 3		Address	0xFF87	
Bit	Bit Na	me	R/W	Initial	Description			Note
7	ME_S	Module Clock Enable 0: Clock Stops 1: Clock Runs						
6	reserved R 0 Read value is 0. Write only 0.							
5	ME_A	MP1	R/W	0				
4	ME_A	MP0	R/W	0	Module Clock Enable 0: Clock Stops 1: Clock Runs			
3	ME_C	MP3	R/W	0				
2	ME_C	MP2	R/W	0				
1	ME_C	MP1	R/W	0				
0	ME_C	MP0	R/W	0				

Regis	Register MCLKE4			Module Clock Enable 4		Address	0xFF88	
Bit	Bit Na	me	R/W	Initial	Description			Note
7	ME_C	MPLUT	R/W	0	Module Clock Enable 0: Clock Stops 1: Clock Runs			
6	reserve	ed	R	0	Read value is 0. Write	Read value is 0. Write only 0.		
5	ME_A	MP3	R/W	0	Module Clock Enable			
4	ME_A	MP2	R/W	0	0: Clock Stops 1: Clock Runs			
3	reserve	ed	R	0	Read value is 0. Write	only 0.		
2	reserve	ed	R	0	Read value is 0. Write only 0.			
1	ME_C	MP5	R/W	0	Module Clock Enable			
0	ME_C	MP4	R/W	0	0: Clock Stops 1: Clock Runs			

Note:

There are clocks which are not directly controlled by registers. Table5-2 shows conditions that clocks enable or disable.

Table 5-2: Clock's enabler condition and disabler condition

Clock name	Enable Condition	Disable Conditon
CLKCPU	By reset Return from SLEEP or STBY mode	Being SLEEP or STBY mode
CLKMIXSFR	Any of CLKCMPn or CLKADCn is enabled	All of CLKCMPn and CLKADCn are disabled
CLKDACSFR	CLKDAC is enabled	CLKDAC is disabled
CLKOCD1W	DBG pin has been once driven "Low".	DBG pin has been never driven "Low".
CLKDSPMEM	Each of DSPCLKn is enabled	Both of DSPCLKn are disabled.

5.2.2 Analog ground control

Regis	ter	AGNDCTI	RL	analog ground control Address 0xFF91		ound control Address 0xFF91		
Bit	Bit Nar	ne	R/W	Initial	Description			Note
7	reserve	d	R/W	0	Read value is 0. Write	Read value is 0. Write only 0.		
6	reserve	d	R/W	0	Read value is 0. Write only 0.			
5	reserved I		R/W	0	Read value is 0. Write only 0.			
4	reserved		R/W	0	Read value is 0. Write only 0.			
3	reserved		R/W	0	Read value is 0. Write only 0.			
2	reserved		R/W	0	Read value is 0. Write	e only 0.		
1	reserved R/W		R/W	0	Read value is 0. Write only 0.			
0	AGND:	EN	R/W	1	analog ground enable 1 : enable 0 : disable			

Note: If you enable DAC, the analog ground is enabled regardless of AGNDCTRL's value.

5.2.3 Low Power Controller

Regis	Register LPCTRL			Low Power Control		Address	0xFFA0	
Bit	Bit Na	me	R/W	Initial	Description			Note
7	00:7.01ms							
	WUPT	^T M	R/W	0	01:3.74ms			
6	W 01 1	11/1	IV W	U	10:2.10ms			
O					11:1.28ms			
					(CLKSRC = 10 MHz)			
5	reserve	ed	R	0	Read value is 0. Write	only 0.		
4	reserve	ed	R	0	Read value is 0. Write only 0.			
3	reserve	ed	R/W	0	Read value is 0. Write only 0.			
					Disable Wake Up Cou			
2	DISW	C	D/W/	0	0: Use Wake Up Coun		lah malraa	
2	DISW	C	R/W	U	1: Disable Wake Up immediate wake up.	Counter win	icii iliakes	
					(This bit should be used only for test.)			
					Low Power Mode Sele		/	
1	LPSEL R/W		R/W	0	0: SLEEP (Only CPU Stops)			
					1: STBY (Entire Chip Stops)			
	COTTO	T DI C	***	0	Go to Low Power Mod			
0	GOTO	DLPM W	W		0: Normal Mode(no ef	tect)		
	1: Low Power Mode							

5.3 Clock Initialization Sequence

- (1) After power on reset, IRC is enabled and its output IRCOUT is connected through CLKIRC, CLKSRC and CLKPLL. Note that after power on reset, PLL is not used.
- (2) If user wants to use IRC continuously, enable the PLL1. After waiting for PLL1 stable time (by software loop), change master clock from CLKSRC to CLKPLL.
- (3) Or, if user wants to use OSC (external XTAL) instead of IRC, connect CLKOSC to CLKSRC, and enable the PLL1. After waiting for PLL1 stable time (by software loop), change master clock from CLKSRC to CLKPLL.

5.4 Low Power Mode

- (1) There are two modes in Low Power state. One is SLEEP, the other is STBY.
- (2) In SLEEP mode, only CPU clock stops. In STBY mode, entire chip clock stops. Even if EN_CLKxxx is set, corresponding to EN_CLKCLK = \sim (SLEEP | STBY) or EN_CLKxxx = ME_xxx & \sim STBY
- (3) By setting GOTOLPM bit, the LSI enters in Low Power Mode.
- (4) Any interrupts from external pins or internal modules can make CPU awake from SLEEP mode.
- (5) Only interrupts from external pins can make CPU awake from STBY mode. At that time, to wait for stable clock oscillation and stable PLL output, internal Wake-Up-Counter is used. Interrupts from external pins immediately start OSC, IRC and PLL, and the Wake-Up-Counter starts its count-up. Once the counter overflows, system signal STBY is negated. Wake up period will be less than 10ms.

5.4.1 SLEEP Mode

In sleep mode, only CPU clock stops. Sequences shifting to and returning from sleep mode are shown in Figure 5-2. The system instantly returns from sleep mode by occurring event (multiple choice allowed) of interrupt setting in advance. At that time, CLKC automatically clears GOTOLPM bit of LPCTRL register.




Figure 5-2 Sleep Mode Sequence

5.4.2 STBY Mode

In STBY mode, entire chip clock(OSC/IRC/PLL1/PLL2) stops, and clocks are not supplied function blocks. Sequences shifting to and returning from STBY mode are shown in Figure 5-3Event (multiple choice allowed) of interrupt by GPIO specified in advance is used for trigger of returning from STBY mode. After interrupt, STBY mode is remained in term set by LPCTRL.WUPTM to wait for clocks stable time. Then, clock is resumed to supply function blocks and, CLKC automatically clear LPCTRL.GOTOLPM.




Figure 5-3 STBY Mode Sequence

5.5 An example way to configure Clock Settings after Power On




Figure 5-4 A example way to configure Clock Settings after Power On

5.6 Limitation of Clock System

5.6.1 Limitation of Low Power Mode

Once 1-wire OCD has accessed the system, the system can not enter Low power Mode.

6. 8051 CPU Subsystem

6.1 Introduction

 $The\ UL8051\ is\ a\ CPU\ core\ with\ Intel\ MCS-51\ (8051\ family)\ compatible\ ISA\ (Instruction\ Set\ Architecture).$

Note that the UL8051 is actually compatible with 8052 type core, we call it UL8051.

The UL8051 has some enhanced features compared to original 8052. The UL8051 can execute one byte instruction in only 1 cycle by its pipelined micro architecture and 4-byte pre-fetch operation.

The UL8051 also has the flexible on-chip debugger with simple 1-wire interface which can prevent from increasing pin counts.

6.2 Overview

Table 6-1 shows brief specification of UL8051.

Table 6-1 Feature of UL8051

No.	Item	Description	Note
1	Instruction Set	MCS-51 (8052) Compatible	
2	Execution Cycle	1cycle/1byte-fetch (1T Core).	
3	Pipeline	Yes	
4	Instruction Bus	8bit Width (XPROG Bus)	
5	Data Bus	8bit Width (XDATA Bus)	
6	SFR Bus	8bit Width with Bit Write Strobe	
7	Interrupt	Maximum 32 Interrupt sources	
8	On Chip Debugger	Full debugging features with simple 1-wire interface	

6.3 System Configuration around CPU

An example of system configuration around CPU is shown in Figure 6-1.

- (1) XPROG-BUS: A dedicated bus to fetch instructions from internal ROM, which has 8bit width. Total address space size is 64KB on XPROG-BUS. The data flow on XPROG-BUS is only "READ" direction. To read internal ROM as data, you should use MOVC instruction.
- (2) XDATA-BUS: A dedicated bus to read/write on-chip RAM and other peripheral registers, which has 8bit width. Total address space size is 64KB on XDATA-BUS. To access on-chip RAM and peripherals, you should use MOVX instruction.
- (3) SFR-BUS: A dedicated bus to read/write SFR (Special Function Register), which has 8bit width. Total address space size is 128bytes on SFR-BUS. To access SFR on SFR-BUS, you should use instructions with Direct Addressing.
- (4) IRAM-BUS: A dedicated bus to connect internal RAM.




Figure 6-1 Example of System Configuration

6.4 Memory Map

System Address Maps is shown in Figure 6-2.

- (1) Internal Data Memory of 8052 architecture is divided into 3 blocks.
- (2) Internal Data Memory (1): Address space is 0x00-0x7F (128bytes). It includes CPU registers (4bank, 32bytes), Bit Address Area (16bytes) and General IRAM_1 (80bytes).
- (3) Internal Data Memory (2): Address space is 0x80-0xFF (128bytes). To access here, you should use Indirect Address Mode. It includes General IRAM_2 (128bytes).
- (4) Internal Data Memory (3): Address space is 0x80-0xFF (128bytes). To access here, you should use Direct Address Mode. It includes Special Function Registers (SFR). Most resources in SFR are connected on SFR-Bus. In the SFR area, each byte on address 0xX0 (X=8-F) can be accessed by instructions with bit addressing.
- (5) Program Memory Space: Dedicated instruction memory space. Address space is 0x0000-0xFFFF. Typically, FLASH ROM is assigned from bottom address. The devices in this space are connected on XPROG-Bus. Use MOVC instruction to read the space as data.
- (6) Data Memory Space: Dedicated data memory space. Address space is 0x0000-0xFFFF. The devices in this space are connected on XDATA-Bus. Use MOVX instruction to access in the space.
- (7) Peripheral Registers: Note that peripheral registers in the LSI are assigned in both SFR area and Data Memory Space.




Figure 6-2 System Address Map

*Note1 RAM areas from 0x0000 and 0x8000 are shadow memory and identical to each other.

6.5 Register Description

6.5.1 Remap Control (REMAP)

Regist	er	REMAP		Remap Control		Address	0xFFC0		
Bit	Bit N	ame	R/W	Initial	Description	Description			
7	reserved R			0	Read value is 0. Write only 0.				
6	reserved R			0	Read value is 0. Write only 0.				
5	reserved R			0	Read value is 0. Write				
4	reserved R			0	Read value is 0. Write	only 0.			
3	reserv	ved	R	0	Read value is 0. Write				
2	reserv	ved	R	0	Read value is 0. Write	only 0.			
1	reserved R			0	Read value is 0. Write	only 0.			
0	REMAP R/		R/W	0	Remap Control 0: Normal				
					1: Remapped				

If REMAP is set to 1,the data of the internal RAM are copied on FLASH memory area from 0x0000 to 0x03FF(1kB).

6.6 Instruction Code Map

Table 6-2 Instruction Code Map

Upper . Lower	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
1111																
1110																
1101																
1100	O r	O. L	O. Ru	oc Rn	ZL Rh	JL Rh	ll Rh)V data	ر د, Rn	B R)V irect	VE ita, rel	Ξ. Æ	\Z rel	۷۷ جا	>
1011	INC Rn	DEC Rn	ADD A, Rn	ADDC A, Rn	ORL A, Rn	ANL A, Rn	XRL A, Rn	MOV Rn, #data	MOV direct, Rn	SUB A, Rn	MOV Rn, direct	CJNE Rn, #data, rel	XCH A, Rn	DJNZ Rn rel	MOV A, Rn	MOV Rn, A
1010																
1001																
1000																
0111	INC @Ri	DEC @Ri	ADD A, @Ri	ADDC A, @Ri	ORL A, @Ri	ANL A, @Ri	XRL A, @Ri	MOV @Ri, #data	MOV direct, @Ri	SUB A, @Ri	MOV @Ri, direct	CJNE @Ri, #data, rel	XCH A, @Ri	XCHD A, @Ri	MOV A, @Ri	MOV @Ri, A
0110	II ®	® DI	A,		Ο,	A,		M. @Ri,	Mo direc	SI. A,	M. @Ri,	റ @Ri, #c	X Y	XC A,	A,	M @R
0101	INC direct	DEC	ADD A, direct	ADDC A, direct	ORL A, direct	ANL A, direct	XRL A, direct	MOV d, #data	MOV dD, dS	SUB A, direct	(SBRK 0x0103)	CJNE A, d, rel	XCH A, direct	DJNZ d, rel	MOV A, direct	MOV direct, A
0100	INC	DEC A	ADD A, #data	ADDC A, #data	ORL A, #data	ANL A, #data	XRL A, #data	MOV A, #data	DIV AB	SUB A, #data	MUL AB	CJNE A, #, rel	SWAP A	PA A	CLR A	CPL A
0011	RR A	RRC A	RL A	RLC A	ORL direct, #	ANL direct, #	XRL direct, #	AMP @A+DP	MOVC A, @A+P	MOVC A, @A+D	INC DPTR	CPL	CLR C	SETB	MOVX A, @Ri	MOVX @Ri, A
0010	LJMP addr16	LCALL addr16	RET	RETI	ORL direct, A	ANL direct, A	XRL direct, A	ORL C, bit	ANL C, bit	MOV bit, C	MOV C, bit	CPL bit	CLR bit	SETB bit	MO A,	MO @R
0001	AJMP addr11	ACALL addr11	AJMP addr11	ACALL addr11	AJMP addr11	ACALL addr11	AJMP addr11	ACALL addr11	AJMP addr11	ACALL addr11	AJMP addr11	ACALL addr11	AJMP addr11	ACALL addr11	AJMP addr11	ACALL addr11
0000	NOP	JBC bit, rel	JB bit, rel	JNB bit rel	JC	JNC	JZ rel	JNZ	SJMP	MOV DPTR, #	ORL C, /bit	ANL C, /bit	PUSH direct	POP direct	MOVX A, @DP	MOVX @DP,A
Upper Lower	0000	0001	0010	0011	0100	0101	0110	01111	1000	1001	1010	1011	1100	1101	1110	1111

6.6.1 Notes on Instruction Spec

- (1) Operation of Undefined Instruction (0xa5)

 This code (0xa5) acts as "Software Break: SBRK 0x0103". The Functionality is almost similar to LCALL 0x0103 (call fixed address), but the return address (PC written to stack) is the address of itself (where 0xa5 code
- (2) Operation of division by zero in DIV AB

 If B=0, result of A(Quotient) is 255 and B(Remainder) is initial value of A, and OV is set.
- (3) Stack Pointer

is placed).

The initial value of Stack Pointer (SP) is 0x07, so please ensure NOT TO OVERLAP stack area with CPU resource area to be used in your program, such as R0-R7 (bank0-bank3), Bit Addressable Area, and other internal RAM area to be used.

6.6.2 CPU Instruction Execution Cycle

			Condit	ional Jump: (Tak	en)/(No	t Taken)				Condit	ional Jump: (Tak	en)/(Not	: Taken)
			Mne		UL8051	Origina				Mne		UL8051	Origina
	OPCODE		monic	Operand	Cycle	1 Cycle		OPCODE		monic	Operand	Cycle	1 Cycle
aaa10001	aaaaaaa		ACALL	addr11	4	24	1000011m	dddddddd		MOV	direct, @Rm	2	24
00100100	iiiiiiii		ADD	A, #imm	2	12	10001nnn	dddddddd		MOV	direct, Rn	2	24
00100101	dddddddd		ADD	A, direct	3	12	10010000	iiiiiiii	iiiiiiii	MOV	DPTR, #imm16	3	24
0010011m			ADD	A, @Rm	2	12	10010010	dddddddd		MOV	bit, C	3	24
00101nnn			ADD	A, Rn	1	12	10100010	bbbbbbbb		MOV	C, bit	3	12
00110100	iiiiiiii		ADDC	A, #imm	2	12	1010011m	dddddddd		MOV	@Rm, direct	3	24
00110101	dddddddd		ADDC	A, direct	3	12	10101nnn	dddddddd		MOV	Rn, direct	3	24
0011011m			ADDC	A, @Rm	2	12	11100101	dddddddd		MOV	A, direct	3	12
00111nnn			ADDC	A, Rn	1	12	1110011m			MOV	A, @Rm	2	12
aaa00001	aaaaaaaa		AJMP	addr11	3	24	1110011m			MOV	A, Rn	1	12
01010010	dddddddd		ANL	direct, A	3	12	11110101	dddddddd		MOV	direct, A	2	12
01010010	dddddddd	iiiiiiiii	ANL	direct, #imm	2	24	11110101 1111011m	duuuuuuu		MOV	@Rm, A	1	12
01010011	iiiiiiii	1111111	ANL	A, #imm	2	12	11111111111111111111111111111111111111			MOV	Rn, A	1	12
01010100	dddddddd		ANL	A, #IMM A, direct	3	12	10000011			MOVC	A, @A+PC	4	24
01010101 0101011m	daaaaaaa		ANL	A, GITECT	2	12	10010011			MOVC	A, @A+PC A, @A+DPTR	4	24
0101011m			ANL	· -	1	12	11100000			MOVX	, -	3	24
	bbbbbbbb		ANL	A, Rn C, bit	3	24	11100000 1110001m			MOVX	A, @DPTR A, @Rm	3	24
					3	24	11110001m					3	24
	bbbbbbbb	<u> </u>	ANL	C, /bit	-					MOVX	@DPTR, A	1	24
10110100	iiiiiiiii	rrrrrrr	CJNE	A, #imm, rel	4/4	24/24	1111001m			MOVX	@Rm, A	1	
10110101	dddddddd	rrrrrrr	CJNE	A, direct, rel	5/5	24/24	10100100			MUL	AB	1	48
1011011m	iiiiiiii	rrrrrrr	CJNE	@Rm, #imm, rel	4/4	24/24	00000000			NOP		1	12
10111nnn	iiiiiiii	rrrrrrr	CJNE	Rn, #imm, rel	4/4	24/24	01000010	ddddddd		ORL	direct, A	3	12
11000010	bbbbbbbb		CLR	bit	3	12	01000011	dddddddd	iiiiiiii	ORL	direct, #imm	3	24
11000011			CLR	С	1	12	01000100	iiiiiiii		ORL	A, #imm	2	12
11100100			CLR	A	1	12	01000101	dddddddd		ORL	A, direct	3	12
	bbbbbbbb		CPL	bit	3	12	0100011m			ORL	A, @Rm	2	12
10110011			CPL	С	1	12	01001nnn			ORL	A, Rn	1	12
11110100			CPL	A	1	12		dddddddd		ORL	C, bit	3	24
11010100			DA	A	1	12	10100000	dddddddd		ORL	C, /bit	3	24
00010100			DEC	A	1	12	11010000	dddddddd		POP	direct	2	24
00010101	dddddddd		DEC	direct	3	12	11000000	dddddddd		PUSH	direct	3	24
0001011m			DEC	@Rm	2	12	00100010			RET		5	24
00011nnn			DEC	Rn	1	12	00110010			RETI		5	24
10000100			DIV	AB	10	48	00100011			RL	A	1	12
11010101	dddddddd	rrrrrrr	DJNZ	direct, rel	5/5	24/24	00110011			RLC	A	1	12
11011nnn	rrrrrrr		DJNZ	Rn, rel	3/3	24/24	00000011			RR	A	1	12
00000100			INC	A	1	12	00010011			RRC	A	1	12
00000101	dddddddd		INC	direct	3	12	10100101			SBRK	0x0103	4	Undef.
0000011m			INC	@Rm	2	12	11010010	bbbbbbbb		SETB	bit	3	12
00001nnn			INC	Rn	1	12	11010011			SETB	С	1	12
10100011			INC	DPTR	1	24	10000000	rrrrrrr		SJMP	rel	3	24
	bbbbbbbb	rrrrrrr	JB	bit, rel	5/5	24/24	10010100			SUBB	A, #imm	2	12
00010000	bbbbbbbb	rrrrrrr	JBC	bit, rel	5/5	24/24	10010101	dddddddd		SUBB	A, direct	3	12
01000000	rrrrrrr	1	JC	rel	3/2	24/24	10010101 1001011m	dada		SUBB	A, @Rm	2	12
01110011			JMP	@A+DPTR	3	24	1001011m			SUBB	A, Rn	1	12
00110001	bbbbbbbb	rrrrrrr	JNB	bit, rel	5/5	24/24	11000100			SWAP	Α	1	12
01010000	rrrrrrr	IIIIIIII	JNC	rel	3/2	24/24	11000100	dddddddd		XCH	A, direct	3	12
01110000	rrrrrrr		JNZ	rel	3/2	24/24	11000101	aaaaaaaa		XCH	A, @Rm	2	12
01100000					3/2	24/24					, -	1	12
00010010	rrrrrrr		JZ	rel		24/24	11001nnn			XCH	A, Rn	2	12
	aaaaaaaa	aaaaaaaa	LCALL	addr16	4		1101011m			XCHD	A, @Rm	_	
00000010	aaaaaaa	aaaaaaa	LJMP	addr16	4	24	01100010	addddddd		XRL	direct, A	3	12

Note1: The FLASH access speed is 25MHz (2-cycle access) whereas CPU speed is 50MHz. To absorb this difference, the LSI has following implementations: (1) CPU Program Bus width = 8bits, (2) Internal FLASH Memory Bus Width = 32bits, (3) Small cache logic between CPU and FLASH. Therefore, it can keep Instruction Feeding Speed from FLASH up to 1byte/1cycle (@50MHz) if contiguous instructions are being executed. But, once branch has happened, the FLASH access should be restarted using 2-cycle access. So please note that there might be additional 2cycles in the case of branch/jump is taken.

@Rm, #imm

dir(dst), dir(src) 3

01100100

01100101

0110011m

01101nnn

dddddddd

Note2: It takes 2cycles to access RAM and Peripheral Registers connected to XDATA-BUS. Therefore, MOVX instruction takes additional 1cycle.

01110101 dddddddd iii

0111011m iiiiiiii

direct, #imm

direct

@Rm

A, Rn

XRT.

XRL

7. Register Mapping

7.1 Peripherals on XDATA-Bus

Table 7-1 Peripherals on XDATA-Bus

	Ado	lress
M odule	Start	End
CMPLUT	EC80	ECFF
RAMIF	ED00	ED7F
CMP4	ED80	EDFF
CMP5	EE00	EE7F
	EE80	EEFF
OPAMP2	EF00	EF7F
OPAMP3	EF80	EFFF
ADC0	F000	F07F
ADC1	F080	F0FF
ADC2	F100	F17F
	F180	F1FF
DAC	F200	F27F
	F280	F2FF
	F300	F37F
CMP0	F380	F3FF
CMP1	F400	F47F
CMP2	F480	F4FF
CMP3	F500	F57F
	F580	F5FF
OPAMP0	F600	F67F
OPAMP1	F680	F6FF
	F700	F77F
DSP0	F780	F7FF
DSP1	F800	F87F
DSAC	F880	F8FF
PWM	F900	F9FF
TIMER	FA00	FA7F
	FA80	FAFF
	FB00	FB7F
SPI	FB80	FBFF
I2C	FC00	FC7F
UART	FC80	FCFF
	FD00	FD7F
POC	FD80	FDFF
GPIO	FE00	FE7F
WDT	FE80	FEFF
FLC	FF00	FF7F
SYSC	FF80	FFFF

Details of register address should refer to each section.

7.2 Peripherals on SFR-Bus

In addition to CPU system registers, the peripheral registers which should be accessed frequently are mapped to SFR area. CPU can read/write a SFR in 1-cycle. PSW, ACC and B register are bit-addressable registers. The unmapped address (gray color) must not be accessed.

Table 7-2 Peripherals on SFR-Bus

80	PIF4	SP	DPL	DPH					87
88		ADL/HB0	ADL/HB1	ADL/HB2				SPR4	8F
90	PDR0	SPR0	MIXDA2 L/H	MIXDA3 L/H	SPR5	MIXDA1 L/H	MIXDA0 L/H		97
98	PDR1	ADL/H00	ADL/H01	ADL/H02	INTMST	CMI1	SPR6	SPR7	9F
A0	PDR4	ADL/H10	ADL/H11	ADL/H12	INTENA0	INTENA1	INTENA2	INTENA3	A7
A8	PDR5	ADL/H20	ADL/H21	ADL/H22	INTLVL0	INTLVL1	INTLVL2	INTLVL3	AF
В0	PDR2	ADL/H30	ADL/H31	ADL/H32	INTCFG0	INTCFG1	INTCFG2	INTCFG3	В7
В8	PIF5	ADL/H40	ADL/H41	ADL/H42	INTFLG0	INTFLG1	INTFLG2	INTFLG3	BF
C0	PDR3	ADL/H50	ADL/H51	ADL/H52	DSP0 R0_L/H	DSP0 R1_L/H	DSP0 R2_L/H	DSP0 R3_L/H	C7
C8	PIF0	ADL/H60	ADL/H61	ADL/H62	DSP0 R4_L/H	DSP0 R5_L/H	DSP0 R6_L/H	DSP0 R7_L/H	CF
D0	PSW	ADL/H70	ADL/H71	ADL/H72	DSP1 R0_L/H	DSP1 R1_L/H	DSP1 R2_L/H	DSP1 R3_L/H	D7
D8	PIF1	ADL/H80	ADL/H81	ADL/H82	DSP1 R4_L/H	DSP1 R5_L/H	DSP1 R6_L/H	DSP1 R7_L/H	DF
E0	ACC	ADL/H90	ADL/H91	ADL/H92	BUF_A0 _L/H	BUF_B0 _L/H	BUF_C0 _L/H	BUF_D0 _L/H	E7
E8	PIF2	ADL/HA0	ADL/HA1	ADL/HA2	BUF_A1 _L/H	BUF_B1 _L/H	BUF_C1 _L/H	BUF_D1 _L/H	EF
F0	В	ADT	ADI	CMI	BUF_A2 _L/H	BUF_B2 _L/H	BUF_C2 _L/H	BUF_D2 _L/H	F7
F8	PIF3	SPR1	SPR2	SPR3	BUF_A3 _L/H	BUF_B3 _L/H	BUF_C3 _L/H	BUF_D3 _L/H	FF

TCMPA0 TCMPB0 TBUFA0 TBUFB0 00 07 L/H L/H L/H L/H TCMPA1 TCMPB1 TBUFA1 TBUFB1 0F 08 L/H L/H L/H L/H TCMPA2 TCMPB2 TBUFA2 TBUFB2 10 17 L/H L/H L/H L/H TCMPA3 TCMPB3 TBUFA3 TBUFB3 1F 18 L/H L/H L/H L/H 20 27 77 70 RAMWR 78 7F L/H

Table 7-3 Peripherals on SFR Bus (Only DSAC accesses)

CPU cannot access SFRs assigned in 0x00-0x7F. These registers are shown in Table 7-3. You can access these registers by DSAC. Detail of DSAC is shown in Section 11.

16bit SFRs in DSP, 10bit ADC, 12bit ADC, DAC and PWM consist of Lower byte and Higher byte. They are mapped in one address. The first access of 16bit SFR is operated as Lower byte access, the second access is operated as Higher byte access. These twice access have to be done sequentially.

CPU cannot satisfy above 16bit access rule. The following three item is the possibilities of illegal 16 bit SFR access operation.

- (1) Both the main routine and the interrupt routine(low level or high level) access the same module SFR.
- (2) Both the low level interrupt routine and the high level interrupt routine access the same module SFR.
- (3) OCD access 16bit SFR when CPU runs.

To avoid condition 1 and 2, you should be disable INTC(INTMST=0) before accessing 16 1bit SFR and you should be enable INTC(INTMST=1) again after finishing 16bit SFR access.

The condition 3 cannot avoid in this LSI. When you access 16bit SFRs by OCD, you must stop CPU at before/after accessing 16-bit SFRs. Break function is recommended for stopping CPU.

7.3 Scratch Pad Register

Scratch Pad Registers are used for temporary storage of preliminary data. There are eight Scratch Pad Registers, $SPR0 \sim SPR7$, which are mapped SFR area.

Also DSAC can access these Scratch Pad Registers. Information of these registers is shown in Table 7-4.


Table 7-4 Scratch Pad Register

Regist	er	SPR0		Scratch Pa	ad Register 0	Address	0x91	1		
Regist	er	SPR1		Scratch P	ad Register 1	Address	0xF9	9		
Regist	er	SPR2		Scratch Pa	ad Register 2	Address	0xF	A		
Regist	er	SPR3		Scratch P	ad Register 3	Address	0xFl	В		
Regist	er	SPR4		Scratch P	ad Register 4	Address	0x8I	7		
Regist	er	SPR5		Scratch P	ad Register 5	Address	0x94	1		
Regist	er	SPR6		Scratch P	ad Register 6	Address	0x9I	Ε		
Regist	Register SPR7		Scratch P	ad Register 7	Address	0x9I	7			
Bit	Bit N	ame	R/W	Initial	Description Note					
7	SPR_	_7	R/W	0	The Register is used for to					
6	SPR_	_6	R/W	0	preliminary data.					
5	SPR_	_5	R/W	0						
4	SPR_	_4	R/W	0						
3	SPR_	_3	R/W	0						
2	SPR_	SPR_2 R/W		0	7					
1	SPR_	SPR_1 R/W		0						
0	SPR_	_0	R/W	0						


8. GPIO

This LSI has the General Purpose I/O(GPIO) function with all function pins. Each pin function can be selected independently. If the function is GPIO, the signal direction can be selected independently, too. Each pin has Pull Up (PUP) or Pull-Down(PDN) and can be independently ON/OFF by software. If the direction of the signal pin is output, the pull up or pull down is forcibly OFF regardless of pull up/down register(PPU/PPD).

8.1 GPIO Structure










Figure 8-1 GPIO/PIN Structures

8.2 Register Description

Each bit may not have corresponding physical pin. In the case the bit is reserved and its read value is always 0 and write value should be always 0.

Table 8-1 GPIO Registers

Symbol	Name	Address	initial value
PFS0	Pin Function Select for GPIO0	0xFE00	0x00
PFS1	Pin Function Select for GPIO1	0xFE01	0x00
PFS2	Pin Function Select for GPIO2	0xFE02	0x00
PFS3	Pin Function Select for GPIO3	0xFE03	0x00
PDD0	Pin Data Direction for GPIO0	0xFE04	0x00
PDD1	Pin Data Direction for GPIO1	0xFE05	0x00
PDD2	Pin Data Direction for GPIO2	0xFE06	0x00
PDD3	Pin Data Direction for GPIO3	0xFE07	0x00
PPU0	Pin Pull Up Control for GPIO0	0xFE08	0xFF
PPU2	Pin Pull Up Control for GPIO2	0xFE0A	0xFF
PPU3	Pin Pull Up Control for GPIO3	0xFE0B	0xFF
PPD1	Pin Pull Down Control for GPIO1	0xFE0D	0xFF
PIE0	Pin Interrupt Enable for GPIO0	0xFE10	0x00
PIE1	Pin Interrupt Enable for GPIO1	0xFE11	0x00
PIE2	Pin Interrupt Enable for GPIO2	0xFE12	0x00
PIE3	Pin Interrupt Enable for GPIO3	0xFE13	0x00
PIS0	Pin Interrupt Sense for GPIO0	0xFE14	0x00
PIS1	Pin Interrupt Sense for GPIO1	0xFE15	0x00
PIS2	Pin Interrupt Sense for GPIO2	0xFE16	0x00
PIS3	Pin Interrupt Sense for GPIO3	0xFE17	0x00
PIL0	Pin Interrupt Level for GPIO0	0xFE18	0x00
PIL1	Pin Interrupt Level for GPIO1	0xFE19	0x00
PIL2	Pin Interrupt Level for GPIO2	0xFE1A	0x00
PIL3	Pin Interrupt Level for GPIO3	0xFE1B	0x00
PIB0	Pin Interrupt Both Edge for GPIO0	0xFE1C	0x00
PIB1	Pin Interrupt Both Edge for GPIO1	0xFE1D	0x00
PIB2	Pin Interrupt Both Edge for GPIO2	0xFE1E	0x00
PIB3	Pin Interrupt Both Edge for GPIO3	0xFE1F	0x00
PEADC0	ADC Event Select from GPIO0	0xFE20	0x00
PEADC1	ADC Event Select from GPIO1	0xFE21	0x00
PEADC2	ADC Event Select from GPIO2	0xFE22	0x00
PEADC3	ADC Event Select from GPIO3	0xFE23	0x00
PEPWM0	PWM Event Select from GPIO0	0xFE24	0x00
PEPWM1	PWM Event Select from GPIO1	0xFE25	0x00
PEPWM2	PWM Event Select from GPIO2	0xFE26	0x00
PEPWM3	PWM Event Select from GPIO3	0xFE27	0x00
PEMETHOD	PWM Event Gathering Method	0xFE28	0x00
PFSH0	Pin Function Select H for GPIO0	0xFE29	0x00
PFSE1	Pin Function Extend Select for GPIO1	0xFE2A	0x00
PFS4	Pin Function Select for GPIO4	0xFE40	0x00
PFS5	Pin Function Select for GPIO5	0xFE41	0x00
PDD4	Pin Data Direction for GPIO4	0xFE44	0x00
PDD5	Pin Data Direction for GPIO5	0xFE45	0x00
PPU4	Pin Pull Up Control for GPIO4	0xFE48	0x3F
DDD.			
PPD5	Pin Pull Down Control for GPIO5	0xFE4D	0x0F

Symbol	Name	Address	initial value
PIE5	Pin Interrupt Enable for GPIO5	0xFE51	0x00
PIS4	Pin Interrupt Sense for GPIO4	0xFE54	0x00
PIS5	Pin Interrupt Sense for GPIO5	0xFE55	0x00
PIL4	Pin Interrupt Level for GPIO4	0xFE58	0x00
PIL5	Pin Interrupt Level for GPIO5	0xFE59	0x00
PIB4	Pin Interrupt Both Edge for GPIO4	0xFE5C	0x00
PIB5	Pin Interrupt Both Edge for GPIO5	0xFE5D	0x00
PEADC4	ADC Event Select from GPIO4	0xFE60	0x00
PEADC5	ADC Event Select from GPIO5	0xFE61	0x00
PEPWM4	PWM Event Select from GPIO4	0xFE64	0x00
PEPWM5	PWM Event Select from GPIO5	0xFE65	0x00
PEMETHOD1	PWM Event Gathering Method 1	0xFE68	0x00
SIS	Serial input select Register	0xFE70	0x00
I2CIS	I2C input select Register	0xFE71	0x00
TMRIS	TMR input select Register	0xFE72	0x00

Table 8-2 GPIO SFRs

Symbol	Name	Address	initial value
PDR0	Pin Data for GPIO0	0x90	0x00
PDR1	Pin Data for GPIO1	0x98	0x00
PDR2	Pin Data for GPIO2	0xB0	0x00
PDR3	Pin Data for GPIO3	0xC0	0x00
PDR4	Pin Data for GPIO4	0xA0	0x00
PDR5	Pin Data for GPIO5	0xA8	0x00
PIF0	Pin Interrupt Flag for GPIO0	0xC8	0x00
PIF1	Pin Interrupt Flag for GPIO1	0xD8	0x00
PIF2	Pin Interrupt Flag for GPIO2	0xE8	0x00
PIF3	Pin Interrupt Flag for GPIO3	0xF8	0x00
PIF4	Pin Interrupt Flag for GPIO4	0x80	0x00
PIF5	Pin Interrupt Flag for GPIO5	0xB8	0x00

8.2.1 Pin Function Select for GPIO0 (PFS0)

Regis	Register PFS0			Pin Func	tion Select for GPIO0	Address	0xFE00
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PF31		R/W	0	Function Select for GPIO03	00 :	
6	PF30	1	R/W	0	- 00: GPIO03, RXD, SI(SPI), TIOE 01: TIOB0 output 10: (Reserved, Do not select.) 11: (Reserved, Do not select.)		
5	PF21		R/W	0	Function Select for GPIO02		
4	PF20		R/W	0	- 00: GPIO02, TIOA0 input 01: TXD 10: SO(SPI) 11: TIOA0 output		
3	PF11		R/W	0	Function Select for GPIO01		
2	PF10		R/W	0	- 00: GPIO01 01: SCL (open drain) 10: SCK(SPI) 11: (Reserved, Do not select.)		
1	PF01		R/W	0	Function Select for GPIO00		
0	PF00	1	R/W	0	- 00: GPIO00, SS_N(SPI) 01: SDA (open drain) 10: CLKMON 11: (Reserved, Do not select.)		

Signal direction of the pin depends on selected functionality.

8.2.2 Pin Function Select H for GPIO0 (PFSH0)

Regist	ter	PFSH0		Pin Funct	ion Select H for GPIO0	Address	0xFE29
Bit	Bit N	lame	R/W	Initial	Description		Note
7	PF71		R/W	0	Function Select for GPIO07		
6	PF70	N/W		0	00: GPIO07, RXD, TIOB1 input 01: TIOB1 output 10: (Reserved, Do not select.) 11: (Reserved, Do not select.)		
5	PF61	PF61 R/W		0	Function Select for GPIO06		
4	PF60		R/W	0	00: GPIO06, TIOA1 input 01: TXD 10: (Reserved, Do not select.) 11: TIOA1 output		
3	PF51		R/W	0	Function Select for GPIO05		
2	PF50	1	R/W	0	00: GPIO05, TIC0 01: SCL (open drain) 10: (Reserved, Do not select.) 11: (Reserved, Do not select.)		
1	PF41		R/W	0	Function Select for GPIO04		
0	PF40		R/W		00: GPIO04 01: SDA (open drain) 10: CLKMON 11: (Reserved, Do not select.)		

Signal direction of the pin depends on selected functionality.

8.2.3 Pin Function Select for GPIO1 (PFS1)

Regist	ter	PFS1		Pin Funct	ion Select for GPIO1	Address	0xFE01
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PF7		R/W	0	Function Select for GPIO17 0: GPIO17, RXD, SI(SPI), TIOB2 1: Other Function If Other function is selected, sign of the pin depends on selected function PFSE1.	nal direction	
6	PF6 R/W		0	Function Select for GPIO16 0: GPIO16, TIOA2 input 1: Other Function If Other function is selected, sign of the pin depends on selected function PFSE1.			
5	PF5 R/W O Function Select for GPIO15 O: GPIO15, TIOB3 input 1: Other Function If Other function is selected, signal direction of the pin depends on selected functionality by PFSE1.						
4	PF4		R/W	0	Function Select for GPIO14 0: GPIO14, SS_N, TIOA3 input 1: Other Function If Other function is selected, sign of the pin depends on selected function PFSE1.		
3	PF3		R/W	0	Function Select for GPIO13 0: GPIO13 1: PWM1L		
2	PF2		R/W 0 Function Select for GPIO12 0: GPIO12 1: PWM1H				
1	PF1 R/W		0	Function Select for GPIO11 0: GPIO11 1: PWM0L			
0	PF0 R/W		0	Function Select for GPIO10 0: GPIO10 1: PWM0H			

Signal direction of the pin depends on selected functionality.

8.2.4 Pin Function Extend Select Select for GPIO1 (PFSE1)

Regis	ter	PFSE1		Pin Function Extend Select for GPIO1 Add		Address	0xFE2A
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PF71		R/W	0	Function Select for GPIO17		
6	PF70		R/W	0	00: PWM3L 01: TIOB2 output 10: (Reserved, Do not select.) 11: (Reserved, Do not select.)		
5	PF61		R/W	0	Function Select for GPIO16		
4	PF60		R/W	0	00: PWM3H 01: TXD 10: SO(SPI) 11: TIOA2 output		
3	PF51		R/W	0	Function Select for GPIO15		
2	PF50		R/W	0	00: PWM2L 01: SCL (open drain) 10: SCK(SPI) 11: TIOB3 output		
1	PF41		R/W	0	Function Select for GPIO14		
0	PF40		R/W	0	00: PWM2H 01: SDA (open drain) 10: CLKMON 11: TIOA3 output		

Signal direction of the pin depends on selected functionality.

8.2.5 Pin Function Select for GPIOn (PFSn) (n=2-3)

Regist	ster PFS2 Pin Function Select for GPIO2 Address		0xFE02				
Regist	er	PFS3		Pin Function Select for GPIO3		Address	0xFE03
Bit	Bit Name R/W		R/W	Initial	Description	Note	
7	PF7		R/W	0	Function Select for GPIO2,3		
6	PF6		R/W	0	0: GPIO		
5	PF5 R/W		0	1: Other Function			
4	PF4		R/W	0	If Other function is selected, signal direction		
3	PF3		R/W	0	of the pin depends on selected fund	ctionality.	
2	PF2		R/W	0			
1	PF1	•	R/W	0			
0	PF0		R/W	0			

8.2.6 Pin Function Select for GPIO4 (PFS4)

Regis	ter	PFS4		Pin Funct	ion Select for GPIO4	Address	0xFE40
Bit	Bit N	lame	R/W	Initial	Description		Note
7	Rese	rved	R	0	Read Value is 0. Write only 0b.		
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	PF5		R/W	0	Function Select for GPIO45 0: GPIO45, TIC3 1: CMP1		
4	PF4		R/W	0	Function Select for GPIO44 0: GPIO44, TIOB3 input 1: TIOB3 output		
3	PF3		R/W	0	Function Select for GPIO43 0: GPIO43, TIOA3 input 1: TIOA3 output		
2	PF2		R/W	0	Function Select for GPIO42 0: GPIO42, TIC2 input 1: CMP0		
1	PF1		R/W	0	Function Select for GPIO41 0: GPIO41, TIOB2 input 1: TIOB2 output		
0	PF0		R/W	0	Function Select for GPIO40 0: GPIO40, TIOA2 input 1: TIOA2 output		

8.2.7 Pin Function Select for GPIO5 (PFS5)

Regist	Register PFS5			Pin Function Select for GPIO5		Address	0xFE41
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	Reserved		R	0	Read Value is 0. Write only 0b.		
6	Reserved		R	0	Read Value is 0. Write only 0b.		
5	Reserved		R	0	Read Value is 0. Write only 0b.	d Value is 0. Write only 0b.	
4	Rese	ved	R	0	Read Value is 0. Write only 0b.		
3	PF3		R/W	0	Function Select for GPIO5		
2	PF2		R/W	0	0: GPIO		
1	PF1		R/W	0	1: Reserved Do not write 1 to this bit.		
0	PF0	•	R/W	0	Do not write I to this oit.		

8.2.8 Pin Data Direction for GPIOn (PDDn) (n=0-3)

Regist	er	PDD0		Pin Data	Direction for GPIO0	Address	0xFE04
Regist	er	PDD1		Pin Data	Direction for GPIO1	Address	0xFE05
Regist	er	PDD2		Pin Data	Direction for GPIO2	Address	0xFE06
Regist	er	PDD3		Pin Data	Direction for GPIO3	Address	0xFE07
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DD7	7 R/W		0	Pin Data Direction Select		
6	DD6		R/W	0	0: Input 1: Output		
5	DD5		R/W	0	Each bit makes sense when the pin is selected		
4	DD4		R/W	0	as GPIO.	ii is selected	
3	DD3		R/W	0			
2	DD2	DD2 R/W		0			
1	DD1	DD1 R/W 0					
0	DD0		R/W	0			

8.2.9 Pin Data Direction for GPIO4 (PDD4)

Regist	Register PDD4			Pin Data Direction for GPIO4		Address	0xFE44
Bit	Bit N	ame	me R/W Initial Description		Note		
7	Rese	rved	R	0	Read Value is 0. Write only 0b.		
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	DD5		R/W	0	Pin Data Direction Select		
4	DD4		R/W	0	0: Input 1: Output		
3	DD3		R/W	0	Each bit makes sense when the ping	n is salastad	
2	DD2		R/W	0	as GPIO.	ii is selected	
1	DD1		R/W	0			
0	DD0		R/W	0			

8.2.10 Pin Data Direction for GPIO4 (PDD5)

Regist	Register PDD5			Pin Data l	Direction for GPIO5	Address	0xFE45
Bit	Bit Name R/W In		Initial	Description		Note	
7	Reserved R		R	0	Read Value is 0. Write only 0b.		
6	Reserved R		R	0	Read Value is 0. Write only 0b.		
5	DD5 R/W		R/W	0	Read Value is 0. Write only 0b.		
4	DD4		R/W	0	Read Value is 0. Write only 0b.		
3	DD3		R/W	0	Pin Data Direction Select		
2	DD2 R/W		R/W	0	0: Input 1: Output		
1	DD1 R/W		0	Each hit makes sense when the nin	is salastad		
0	DD0		R/W	0	Each bit makes sense when the pin is selected as GPIO.		

8.2.11 Pin Data for GPIOn (PDRn) (n=0-3)

Regist	er	PDR0		Pin Data i	Pin Data for GPIO0 Address		0x90
Regist	er	PDR1		Pin Data for GPIO1 Address			0x98
Regist	er	PDR2		Pin Data i	for GPIO2	Address	0xB0
Regist	er	PDR3		Pin Data	for GPIO3	Address	0xC0
Bit	Bit N	it Name R/W Initial		Initial	Description		Note
7	PD7		R/W	0	Pin Data	.1	
6	PD6		R/W	0	Read 0: The pin state is in low level Read 1: The pin state is in high level.		
5	PD5		R/W	0	Write 0: If the pin is GPIO out		
4	PD4		R/W	0	level will be low. Write 1: If the pin is GPIO out	put, the pin	
3	PD3	R/W = 0 level will be high.					
2	PD2		R/W	0	If the pin is GPIO input or and	other digital	
1	PD1		R/W	0	function, read value shows extern	al pin level,	
0	PD0		R/W	0	and write value has no effect. If the pin is GPIO output, write value will be output level of the pin and read value shows external pin level (not written value if external signal contention happens, for instance). If the pin is in analog function, read value is always zero, and write value has no effect. Note that write value is stored to internal register, so when pin function or pin direction are changed, output pin level might be affected by the register value.		

8.2.12 Pin Data for GPIO4 (PDR4)

Regist	ter	PDR4		Pin Data for GPIO4 Address		Address	0xA0
Bit	Bit N	lame	R/W	Initial	Description		Note
7	Rese	rved	R	0	Read Value is 0. Write only 0b.		
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	PD5		R/W	0	Pin Data	.1	
4	PD4		R/W	0	Read 0: The pin state is in low level Read 1: The pin state is in high level.		
3	PD3		R/W	0	Write 0: If the pin is GPIO out	put, the pin	
2	PD2	level will be low. R/W 0 Write 1: If the pin is GPIO output, the pin					
1	PD1		R/W	0	level will be high.		
0	PD0		R/W	0	function, read value shows extern and write value has no effect. If the pin is GPIO output, write voutput level of the pin and read external pin level (not written value signal contention happens, for inst. If the pin is in analog function, ralways zero, and write value has n	the pin is GPIO input or another digital nction, read value shows external pin level, and write value has no effect. The pin is GPIO output, write value will be atput level of the pin and read value shows atternal pin level (not written value if external ginal contention happens, for instance). The pin is in analog function, read value is ways zero, and write value has no effect.	

8.2.13 Pin Data for GPIO5 (PDR5)

Register PDR5		PDR5		Pin Data	for GPIO5	Address	0xA8
Bit	Bit N	lame	R/W	Initial	Description		Note
7	Rese	rved	R	0	Read Value is 0. Write only 0b.		
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	Reserved R		R	0	Read Value is 0. Write only 0b.		
4	Rese	rved	R	0	Read Value is 0. Write only 0b.		
3	PD3		R/W	0	Pin Data	-1	
2	PD2		R/W	0	Read 0: The pin state is in low level Read 1: The pin state is in high level Read 1: The pin state is in high level Read 1: The pin state is in high level Read 1: The pin state is in high level Read 1: The pin state is in low level Read 1: The pin state is in low level Read 1: The pin state is in low level Read 1: The pin state is in low level Read 1: The pin state is in low level Read 1: The pin state is in low level Read 1: The pin state is in low level Read 1: The pin state is in low level Read 1: The pin state is in low level Read 1: The pin state is in high level Read 1: The pin state is in		
1	PD1		R/W	0	Write 0: If the pin is GPIO out	put, the pin	
0	PD0		R/W	0	level will be low. Write 1: If the pin is GPIO output, the pin level will be high.		
					If the pin is GPIO input or another digital function, read value shows external pin level, and write value has no effect. If the pin is GPIO output, write value will be output level of the pin and read value shows external pin level (not written value if external signal contention happens, for instance).		
		If the pin is in analog function, read value is always zero, and write value has no effect. Note that write value is stored to internal register, so when pin function or pin direction are changed, output pin level might be affected by the register value.					

8.2.14 Pin Pull Up Control for GPIOn (PPUn) (n=0,2,3)

Regist	er	PPU0		Pin Pull Up Control for GPIO0 Address		Address	0xFE08
Regist	er	PPU2		Pin Pull U	Jp Control for GPIO2	Address	0xFE0A
Regist	er	PPU3		Pin Pull U	Jp Control for GPIO3	Address	0xFE0B
Bit	Bit N	Bit Name R/W		Initial	Description		Note
7	PPU7	U7 R/W		1	Pin Pull Up Enable 0: Pull Up MOS is OFF		
6	PPU	J6 R/W		1	1: Pull Up MOS is ON		
5	PPU5	5	R/W	1	If the pin function is analog, this ignored.		
4	PPU ²	1	R/W	1	ignored.		
3	PPU3	3	R/W	1			
2	PPU2	2	R/W	1			
1	PPU1 R/W		1				
0	PPU)	R/W	1			

8.2.15 Pin Pull Up Control for GPIO4 (PPU4)

Regist	Register PPU4			Pin Pull Up Control for GPIO4 Address			0xFE48
Bit	Bit N	ame	R/W	Initial	Description		Note
7	Rese	ved	R	0	Read Value is 0. Write only 0b.		
6	Rese	ved	R	0	Read Value is 0. Write only 0b.		
5	PPU5	5	R/W	1	Pin Pull Up Enable 0: Pull Up MOS is OFF	*	
4	PPU ²	1	R/W	1	1: Pull Up MOS is ON		
3	PPU3	3	R/W	1	If the pin function is analog, this ignored.	bit will be	
2	PPU2	2	R/W	1	ignored.		
1	PPU1		R/W	1			
0	PPU)	R/W	1			

8.2.16 Pin Pull Down Control for GPIO1 (PPD1)

Regist	Register PPD1			Pin Pull D	Pin Pull Down Control for GPIO1		0xFE0D
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	PPD7	7	R/W	1	Pin Pull Down Enable 0: Pull Down MOS is OFF		
6	PPD6		R/W	1	1: Pull Down MOS is ON		
5	PPD5		R/W	1			
4	PPD4	1	R/W	1			
3	PPD3	3	R/W	1			
2	PPD2	2	R/W	1			
1	PPD1		R/W	1			
0	PPDO)	R/W	1			

8.2.17 Pin Pull Down Control for GPIO5 (PPD5)

Regist	er	PPD5		Pin Pull Down Control for GPIO5		Address	0xFE4D
Bit	Bit Name		R/W	Initial	Description		Note
7	Rese	rved	R	0	Read Value is 0. Write only 0b.		
6	Reserved		R	0	Read Value is 0. Write only 0b.		
5	Reserved		R	0	Read Value is 0. Write only 0b.		
4	Reserved		R	0	Read Value is 0. Write only 0b.		
3	PPD3	3	R/W	1	Pin Pull Down Enable 0: Pull Down MOS is OFF		
2	PPD2	2	R/W	1	1: Pull Down MOS is ON		
1	PPD1		R/W	1			
0	PPDO)	R/W	1			

8.2.18 Pin Interrupt Enable for GPIOn (PIEn) (n=0-3)

Regist	er	PIE0 Pin Interrupt Enable for GPIO0		Address	0xFE10		
Regist	er	PIE1		Pin Interr	upt Enable for GPIO1	Address	0xFE11
Regist	er	PIE2		Pin Interr	upt Enable for GPIO2	Address	0xFE12
Regist	er	PIE3		Pin Interr	upt Enable for GPIO3	Address	0xFE13
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PIE7	R/W		0	Pin Interrupt Enable		
6	PIE6		R/W	0	0: Disable 1: Enable		
5	PIE5		R/W	0	If the pin function is analog, this		
4	PIE4		R/W	0	ignored. If the pin function is digit		
3	PIE3		R/W	0	effective regardless of pin func direction.		
2	PIE2	PIE2 R/W		0	This means PWM toggle can make		
1	PIE1	PIE1 R/W		0	1		
0	PIE0		R/W	0			

8.2.19 Pin Interrupt Enable for GPIO4 (PIE4)

Regist	Register PIE4			Pin Interrupt Enable for GPIO4		Address	0xFE50
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	Reserved R		R	0	Read Value is 0. Write only 0b.		
6	Reserved		R	0	Read Value is 0. Write only 0b.		
5	PIE5 R/W		R/W	0	Pin Interrupt Enable 0: Disable		
4	PIE4 R/W		R/W	0	1: Enable		
3	PIE3		R/W	0			
2	PIE2		R/W	0			
1	PIE1 R/W		R/W	0			
0	PIE0		R/W	0			

8.2.20 Pin Interrupt Enable for GPIO5 (PIE5)

Regist	Register PIE5			Pin Interr	upt Enable for GPIO5	Address	0xFE51
Bit	Bit Name 1		R/W	Initial	Description		Note
7	Rese	ved	R	0	Read Value is 0. Write only 0b.		
6	Reserved		R	0	Read Value is 0. Write only 0b.		
5	Reserved		R	0	Read Value is 0. Write only 0b.		
4	Reserved		R	0	Read Value is 0. Write only 0b.		
3	PIE3		R/W	0	Pin Interrupt Enable 0: Disable		
2	PIE2		R/W	0	1: Enable		
1	PIE1		R/W	0			
0	PIE0		R/W	0			

8.2.21 Pin Interrupt Flag for GPIOn (PIFn) (n=0-3)

Regist	er	PIF0		Pin Interrupt Flag for GPIO0		Address	0xC8
Regist	er	PIF1		Pin Interrupt Flag for GPIO1		Address	0xD8
Regist	er	PIF2		Pin Interr	upt Flag for GPIO2	Address	0xE8
Regist	er	PIF3		Pin Interr	upt Flag for GPIO3	Address	0xF8
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PIF7		R/C	0	Pin Interrupt Flag		
6	PIF6		R/C		(before mask; independent PIEx) Read 0: No Request		
5	PIF5		R/C	0	Read 1: Interrupt Event Occurred Write 0: No effect		
4	PIF4		R/C	0	Write 1: To clear corresponding bi		
3	PIF3		R/C	0			
2	PIF2	PIF2 R/C		0			
1	PIF1	PIF1 R/C		0			
0	PIF0		R/C	0			

8.2.22 Pin Interrupt Flag for GPIO4 (PIF4)

Regist	er	PIF4		Pin Interr	rupt Flag for GPIO4	Address	0x80
Bit	Bit N	lame	R/W	Initial	Description		Note
7	Reserved R		R	0	Read Value is 0. Write only 0b.		
6	Reserved R		R	0	Read Value is 0. Write only 0b.		
5	PIF5 R/C PIF4 R/C		R/C	0	Pin Interrupt Flag		
4			R/C	0	(before mask; independent PIEx) Read 0: No Request		
3	PIF3		R/C	0	Read 1: Interrupt Event Occurred Write 0: No effect		
2	PIF2	PIF2 R/C		0	Write 1: To clear corresponding bi	t	
1	PIF1 R/C		0				
0	PIF0		R/C	0			

8.2.23 Pin Interrupt Flag for GPIO5 (PIF5)

Regist	Register PIF5			Pin Interrupt Flag for GPIO5		Address	0xB8
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	Reserved		R	0	Read Value is 0. Write only 0b.		
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	Reserved		R	0	Read Value is 0. Write only 0b.		
4	Reserved		R	0	Read Value is 0. Write only 0b.		
3	PIF3		R/C	0	Pin Interrupt Flag		
2	PIF2		R/C	0	(before mask; independent PIEx) Read 0: No Request		
1	PIF1 R/O		R/C	0	Read 1: Interrupt Event Occurred Write 0: No effect		
0	PIF0		R/C	0	Write 1: To clear corresponding bi	t	

8.2.24 Pin Interrupt Sense for GPIOn (PISn) (n=0-3)

Regist	er	PIS0		Pin Interr	upt Sense for GPIO0	Address	0xFE14
Regist	er	PIS1		Pin Interrupt Sense for GPIO1		Address	0xFE15
Regist	er	PIS2		Pin Interr	upt Sense for GPIO2	Address	0xFE16
Regist	er PIS3		Pin Interr	upt Sense for GPIO3	Address	0xFE17	
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PIS7		R/W	0	Pin Interrupt Sense Select		
6	PIS6		R/W		0: Level 1: Edge		
5	PIS5		R/W	0	Implementation of edge sense is analog delay		
4	PIS4		R/W	0	type (with some proper noise filte		
3	PIS3		R/W	0	wake-up function.		
2	PIS2	PIS2 R/W 0					
1	PIS1		R/W	0			
0	PIS0	•	R/W	0			

8.2.25 Pin Interrupt Sense for GPIO4 (PIS4)

Regist	er	PIS4		Pin Interr	Address	0xFE54	
Bit	Bit N	ame	R/W	Initial	Description		Note
7	Rese	ved	R	0	Read Value is 0. Write only 0b.		
6	Rese	ved	R	0	Read Value is 0. Write only 0b.		
5	PIS5		R/W	0	Pin Interrupt Sense Select		
4	PIS4		R/W	0	0: Level 1: Edge		
3	PIS3		R/W	0	Implementation of edge sense is a	malog delav	
2	PIS2		R/W	0	0 type (with some proper noise filter) to realize		
1	PIS1		R/W	0	wake-up function.		
0	PIS0		R/W	0			

8.2.26 Pin Interrupt Sense for GPIO5 (PIS5)

Regist	er	PIS5		Pin Interrupt Sense for GPIO5 Addres		Address	0xFE55
Bit	Bit N	Bit Name R/W Initial Description		Note			
7	Reserved R		R	0	Read Value is 0. Write only 0b.		
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	Reserved R		R	0	Read Value is 0. Write only 0b.		
4	Reserved R		R	0	Read Value is 0. Write only 0b.		
3	PIS3		R/W	0	Pin Interrupt Sense Select 0: Level		
2	PIS2		R/W	0	1: Edge		
1	PIS1 R/W 0		0	Implementation of edge sense is analog delay type (with some proper noise filter) to realize			
0	PISO R/W		0				

8.2.27 Pin Interrupt Level for GPIOn (PILn) (n=0-3)

Regist	er	PIL0		Pin Interr	upt Level for GPIO0	Address	0xFE18
Regist	er	PIL1		Pin Interr	upt Level for GPIO1	Address	0xFE19
Regist	er	PIL2		Pin Interr	upt Level for GPIO2	Address	0xFE1A
Regist	er	PIL3		Pin Interr	upt Level for GPIO3	Address	0xFE1B
Bit	Bit N	Bit Name R/W		Initial	Description		Note
7	PIL7	IL7 R/W		0	Pin Interrupt Level Select		
6	PIL6	L6 R/W		0	0: Level-Low, Edge-Falling 1: Level-High, Edge-Rising		
5	PIL5		R/W	0	If edge sense is selected, PIBx has the higher		
4	PIL4		R/W	0	priority in the configuration.		
3	PIL3		R/W	0			
2	PIL2	PIL2 R/W		0			
1	PIL1 R/W		0				
0	PIL0		R/W	0			

8.2.28 Pin Interrupt Level for GPIO4 (PIL4)

Register PIL4			Pin Interrupt Level for GPIO4		Address	0xFE58	
Bit	Bit Name R/W Initial Description		Note				
7	Reserved R		R	0	Read Value is 0. Write only 0b.		
6	Reserved R		R	0	Read Value is 0. Write only 0b.		
5	PIL5 R/W		0	Pin Interrupt Level Select 0: Level-Low, Edge-Falling			
4	PIL4 R/W		R/W	0	1: Level-High, Edge-Rising		
3	PIL3		R/W	0	If edge sense is selected, PIBx has the higher		
2	PIL2 R/W		R/W	0	priority in the configuration.		
1	PIL1 R/W 0						
0	PILO R/W		R/W	0			

8.2.29 Pin Interrupt Level for GPIO5 (PIL5)

Regist	ter	PIL5		Pin Interrupt Level for GPIO5 Address			0xFE59
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	Reserved R		R	0	Read Value is 0. Write only 0b.		
6	Reserved		R	0	Read Value is 0. Write only 0b.		
5	Reserved R		R	0	Read Value is 0. Write only 0b.		
4	Reserved R		R	0	Read Value is 0. Write only 0b.		
3	PIL3		R/W	0	Pin Interrupt Level Select		
2	PIL2	PIL2 R/W		0	0: Level-Low, Edge-Falling 1: Level-High, Edge-Rising		
1	PIL1 R/W		0	If edge sense is selected, PIBx has the higher			
0	PILO R/W		R/W	0	priority in the configuration.		

8.2.30 Pin Interrupt Both Edge for GPIOn (PIBn) (n=0-3)

Regist	er	PIB0	PIB0		Pin Interrupt Both Edge for GPIO0		0xFE1C
Regist	er	PIB1	PIB1		upt Both Edge for GPIO1	Address	0xFE1D
Regist	er	PIB2		Pin Interr	upt Both Edge for GPIO2	Address	0xFE1E
Regist	er	PIB3		Pin Interr	upt Both Edge for GPIO3	Address	0xFE1F
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PIB7	R/W		0	Pin Interrupt Both Edge Select		
6	PIB6		R/W		0: Falling edge or Rising edge a PILx setting.		
5	PIB5		R/W	0	1: Both Edge regardless of PILx setting.		
4	PIB4		R/W	0	Each bit is effective only when ea	dge sense is	
3	PIB3		R/W	0	selected.		
2	PIB2	PIB2 R/W		0			
1	PIB1 R/W		0				
0	PIB0	-	R/W	0			

8.2.31 Pin Interrupt Both Edge for GPIO4 (PIB4)

Register PIB4			Pin Interrupt Both Edge for GPIO4		Address	0xFE5C	
Bit	Bit Name R/W Initial Description		Description		Note		
7	Rese	ved	R	0	Read Value is 0. Write only 0b.		
6	Rese	ved	R	0	Read Value is 0. Write only 0b.		
5	PIB5 R/W		0	Pin Interrupt Both Edge Select 0: Falling edge or Rising edge according to			
4	PIB4 R/W		R/W	0	PILx setting.		
3	PIB3		R/W	0	1: Both Edge regardless of PILx setting.		
2	PIB2 R/W		R/W	0	Each bit is effective only when edge sense is		
1	PIB1 R/W		0	selected.			
0	PIBO R/W 0		0				

8.2.32 Pin Interrupt Both Edge for GPIO5 (PIB5)

Regist	er	PIB5		Pin Interrupt Both Edge for GPIO5		Address	0xFE5D
Bit	Bit N	ame	R/W	Initial	Description		Note
7	Rese	rved	R	0	Read Value is 0. Write only 0b.		
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	Reserved R		R	0	Read Value is 0. Write only 0b.		
4	Reserved R		R	0	Read Value is 0. Write only 0b.		
3	PIB3		R/W	0	Pin Interrupt Both Edge Select 0: Falling edge or Rising edge according to PILx setting.		
2	PIB2		R/W	0			
1	PIB1 R/W		R/W	0	1: Both Edge regardless of PILx se	etting.	
0	PIB0 R/W		R/W	0	Each bit is effective only when easelected.	dge sense is	

8.2.33 ADC Event Select from GPIOn (PEADCn) (n=0-3)

Regist	er	er PEADC0		ADC Event Select from GPIO0 Address			0xFE20
Regist	egister PEADC1		C1	ADC Eve	ent Select from GPIO1	Address	0xFE21
Regist	Register PEADC2		ADC Eve	ent Select from GPIO2	Address	0xFE22	
Regist	Register PEADC3		C3	ADC Eve	ent Select from GPIO3	Address	0xFE23
Bit	Bit N	ame	R/W	Initial	Description		Note
7	EVT	EVTADC7 R/W		0	ADC Event Select		
6	EVT	EVTADC6 R/W		0	O. An input signal is not used as an avent for		
5	EVT	ADC5	R/W	0	0: An input signal is not used as an event for ADC.1: An input signal is used as an event for ADC.		
4	EVT	ADC4	R/W	0			
3	EVT	ADC3	R/W	0	ADC.		
2	EVT	EVTADC3 R/W		0	Selected GPIO signals, EVTAD		_
1	EVTADC1 R/W		0	set "1", will be ORed, or ANDed according to PEMETHOD Register, and this will be sent to			
0	EVT	ADC0	R/W	0	all ADC as the start trigger.		

8.2.34 ADC Event Select from GPIO4 (PEADC4)

Regist	er	PEADO	C4	ADC Event Select from GPIO4 Address			0xFE60
Bit	Bit N	ame	R/W	Initial	Description		Note
7	Reserved R 0 Read Value is 0. Write only 0b.						
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	EVTADC5 R/W 0 ADC Event Select						
4	EVT	EVTADC4 R/W 0 0: An input signal is not used as an event for		an event for			
3	EVT	ADC3	R/W	0	ADC. 1: An input signal is used as an event for ADC.		
2	EVT	ADC3	R/W	0			
1	EVT	ADC1	R/W	0	Salastad CDIO signala EVTADCIS.01		
0	EVTADC0 R/W 0 Selected GPIO signals, EVTADC[5:0] a set "1", will be ORed, or ANDed according PEMETHOD Register, and this will be sent all ADC as the start trigger.		according to				

8.2.35 ADC Event Select from GPIO5 (PEADC5)

Regist	er	PEADO	C5	ADC Event Select from GPIO5 Add		Address	0xFE61
Bit	Bit N	ame	R/W	Initial	Description		Note
7	Rese	rved	R	0	Read Value is 0. Write only 0b.		
6	Reserved R		R	0	Read Value is 0. Write only 0b.		
5	Rese	rved	R	0	Read Value is 0. Write only 0b.		
4	Reserved R 0 Read Value is 0. Write only 0b.						
3	EVT	ADC3	R/W	0	ADC Event Select	ADC Event Select	
2	EVT	ADC3	R/W	0	0: An input signal is not used as a	an event for	
1	EVT	ADC1	R/W	0	ADC.		
0	EVT.	ADC0	R/W	0	1: An input signal is used as an event for ADC. Selected GPIO signals, EVTADC[3:0] are set "1", will be ORed, or ANDed according to PEMETHOD Register, and this will be sent to all ADC as the start trigger.		

8.2.36 PWM Event Select from GPIOn (PEPWMn) (n=0-3)

Regist	er	PEPWN	M0	PWM Ev	vent Select from GPIO0	Address	0xFE24
Regist	ister PEPWM1		M1	PWM Ev	vent Select from GPIO1	Address	0xFE25
Regist	Register PEPWM2		M2	PWM Ev	vent Select from GPIO2	Address	0xFE26
Regist	Register PEPWM3		М3	PWM Ev	vent Select from GPIO3	Address	0xFE27
Bit	Bit N	ame	R/W	Initial	Description		Note
7	EVTF	EVTPWM7 R/W		0	PWM Event Select		
6	EVTF	PWM6	R/W	0	O: An input signal is not used as an event for PWM. 1: An input signal is used as an event for PWA.		
5	EVTF	PWM5	R/W	0			
4	EVTF	PWM4	R/W	0			
3	EVTF	PWM3	R/W	0	- PWM.		
2	EVTF	EVTPWM2 R/W		0	Selected GPIO signals, EVTPWI		
1	EVTPWM1 R/W		0	set "1", will be ORed, or ANDed according to PEMETHOD Register, and this will be sent to			
0	EVTE	PWM0	R/W	0	all PWM blocks for the Re-trigger	Operation.	

8.2.37 PWM Event Select from GPIO4 (PEPWM4)

Regist	er	PEPWN	M 4	PWM Event Select from GPIO4 Address		Address	0xFE64
Bit	Bit N	ame	R/W	Initial	Description		Note
7	Reserved R 0 Read Value is 0. Write only 0b.						
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	EVTPWM5 R/W 0 PWM Event Select						
4	EVTPWM4 R/W 0 0: An input signal is not used as an event for		an event for				
3	EVTF	PWM3	R/W	0	PWM. 1: An input signal is used as an event for PWM.		
2	EVTF	PWM2	R/W	0			
1	EVTF	PWM1	R/W	0	Selected GPIO signals, EVTPWM[5:0] are		
0	EVTPWM0 R/W 0 SI		0	set "1", will be ORed, or ANDed PEMETHOD Register, and this was all PWM blocks for the Re-trigger	according to ill be sent to		

8.2.38 PWM Event Select from GPIO5 (PEPWM5)

Regist	Register PEPWM5		M5	PWM Event Select from GPIO5 Address		0xFE65	
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	Rese	Reserved R		0	Read Value is 0. Write only 0b.		
6	Rese	rved	R	0	Read Value is 0. Write only 0b.		
5	Rese	rved	R	0	Read Value is 0. Write only 0b.		
4	Reserved R		R	0	Read Value is 0. Write only 0b.		
3	EVTPWM3 R/W		R/W	0	PWM Event Select		
2	EVTE	PWM2	R/W	0	0: An input signal is not used as an event for		
1	EVTF	PWM1	R/W	0	PWM.		
0	EVTPWM0 R/W		0	1: An input signal is used as an event for PWM. Selected GPIO signals, EVTPWM[3:0] are set "1", will be ORed, or ANDed according to PEMETHOD Register, and this will be sent to all PWM blocks for the Re-trigger Operation.			

8.2.39 PWM Event Gathering Method (PEMETHOD)

Regist	er	PEMET	THOD	PWM Eve	ent Gathering Method	Address	0xFE28
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	MPEI	PWM3	R/W	0	PWM Event Gathering Method		
6	MPEI	PWM2	R/W	0	0: By ORed 1: By ANDed		
5	MPE	PWM1	R/W	0	Each bit is corresponding to	o Register	
4	MPEI	PWM0	R/W	0	PEPWM0-3.		
3	MPE	ADC3	R/W	0	ADC Event Gathering Method		
2	MPE	ADC2	R/W	0	0: By ORed 1: By ANDed		
1	MPE	ADC1	R/W	0	l = .*	o Register	
0	MPE	ADC0	R/W	0	PEADC0-3,		

8.2.40 PWM Event Gathering Method 1(PEMETHOD1)

Register PEMET		THOD1	PWM Event Gathering Method 1		Address	0xFE68	
Bit	Bit Name		R/W	Initial	Description		Note
7	Reserved		R	0	Read Value is 0. Write only 0b.		
6	Reserved		R	0	Read Value is 0. Write only 0b.		
5	MPEPWM5		R/W	0	PWM Event Gathering Method		
4	MPE	PWM4	R/W	0	0: By ORed 1: By ANDed Each bit is corresponding to PEPWM0-3.	o Register	
3	Rese	rved	R	0	Read Value is 0. Write only 0b.		
2	Rese	rved	R	0	Read Value is 0. Write only 0b.		
1	MPE	ADC5	R/W	0	ADC Event Gathering Method		
0	MPE	ADC4	R/W	0	0: By ORed 1: By ANDed Each bit is corresponding to PEADC0-3,	o Register	

8.2.41 Serial input select register (SIS)

Register		SIS		Serial input select register Addres		Address	0xFE70
Bit	Bit N	lame	R/W	Initial	Description		Note
7	RXD	S1	R/W	0	RXD select		
6	RXDS0		R/W	0	00: RXDA 01: RXDB 10: RXDC 11: (Reserved, Do not select.)		
5	SCKS	S1	R/W	0	SCK input (slave mode)select		
4	SCKS0		R/W	0	00: SCKA 01: SCKB 10: (Reserved, Do not select.) 11: (Reserved, Do not select.)		
3	SIS1		R/W	0	SI select		
2	SISO		R/W	0	00: SIA 01: SIB 10: (Reserved, Do not select.) 11: (Reserved, Do not select.)		
1	SS_N	S1	R/W	0	SS_N select		
0	SS_N	SO	R/W	0	00: SS_NA 01: SS_NB 10: (Reserved, Do not select.) 11: (Reserved, Do not select.)		

8.2.42 I2C input select register (I2CIS)

Regist	Register I2CIS			I2C input select Register		Address	0xFE71
Bit	Bit Name		R/W	Initial	Description		Note
7	Reserved		R	0	Read Value is 0. Write only 0b.		
6	Reserved		R	0	Read Value is 0. Write only 0b.		
5	Reserved		R	0	Read Value is 0. Write only 0b.		
4	Reserved		R	0	Read Value is 0. Write only 0b.		
3	SDAS1		R/W	0	SDA select		
2	SDAS0		R/W	0	00: SDAA 01: SDAB 10: SDAC 11: (Reserved, Do not select.)		
1	SCLS1		R/W	0	SCL select		
0	SCLS0		R/W	0	00: SCLA 01: SCLB 10: SCLC 11: (Reserved, Do not select.)		

8.2.43 TMR input select register (TMRIS)

Register		TMRIS		TMR input select Register		Address	0xFE72
Bit	Bit N	ame	R/W	Initial	Description		Note
7	Reser	ved	R	0	Read value is 0. Write only 0.		
6	TIOB3S		R/W	0	TIOB3 input select 0: TIOB3A 1: TIOB3B		
5	Reserved		R	0	Read value is 0. Write only 0.		
4	TIOA	3S	R/W	0	TIOA3 input select 0: TIOA3A 1: TIOA3B		
3	Reserved		R	0	Read value is 0. Write only 0.		
2	TIOB2S		R/W	0	TIOB2 input select 0: TIOB2A 1: TIOB2B		
1	Reserved		R	0	Read value is 0. Write only 0.		
0	TIOA	2S	R/W	0	TIOA2 input select 0: TIOA2A 1: TIOA2B		

8.3 Limitations

8.3.1 Pin selection of serial interface

To meet SPI AC characteristics, you must use SIA and SOA if SCKA is used. And, you have to use SIB and SOB if SCKB is used. We do not support AC characteristics if you select the SPI interface except the above.

If you use UART, the same suffix of UART interface, RXDA and TXDA, or RXDB and TXDB should be used.

If you use I2C, the same suffix of I2C interface, SCLA and SDAA, or SCLB and SDB should be used.

8.3.2 Reading the PDRx register after writing

If PDRx register is read after writing to PDRx register, two or more wait cycles are needed between read and write instruction. The following is the example of PDRx register operation.

mov PDR1, #0xaa ; Writing to PDR1
nop ; wait cycle
nop ; wait cycle
mov a, PDR1 ; Reading from PDR1

8.3.3 Pin function setting for GPIO14, GPIO15, GPIO16 or GPIO17

To select GPIO14, GPIO15, GPIO16 or GPIO17 function, you should do the pin function setting with following sequence:

- (1) Set PFSE1 register to select PWM, Communication interface(I2C or UART) or TMR. If you select GPIO function, you don't need PFSE1 setting.
- (2) Set PFS1 register to select GPIO or the function selected by PFSE1 register.

9. Event Connections in the LSI




Figure 9-1 Internal Event Connection in MCU

10. Interrupt Controller

10.1 Overview

The interrupt controller (INTC) responds to interrupt signals from peripheral modules to convey interrupt requests to the CPU.

Table 10-1 lists the specifications of the interrupt controller, and Figure 10-1 shows a block diagram of the interrupt controller.

Table 10-1 Feature of INTC

Item	Description			
Number of Sources	32 (int00 - int31)			
Interrupt detection	Low level / falling edge Edge detection or level detection is determined for each source of connected peripheral modules.			
Interrupt Enable	Interrupt enable of each channel can be set.			
Interrupt priority	Two level priorities ("High" or "Low") will be selectable.			
Vector address	Each Vector address is allocated to corresponding interrupt source.			

Interrupt by GPIO should refer to section 8.




Figure 10-1 Block Diagram of the interrupt controller

10.2 Interrupt Vectors

There are 32 interrupt sources. Table 10-2 provides a summary of all interrupt sources which have vector No and vector address.

For SDCC (Small Device C Compiler), interrupt handlers (interrupt service routine: ISR) should be defined as follows.

```
void some_isr(void) __interrupt (5) __using (3)
{
}
```

The keyword __interrupt (5) means this ISR is corresponding to interrupt vector No.5. The keyword __using (3) means this ISR uses register bank No.3.

In SDCC, if you follow above manner, the vector table is automatically generated.

Table 10-2 Interrupt Vectors

Vector No.	Vector Address	Interrupt Source	Default Priority	Note
0	0x0003	GPIO0	HIGHER	
1	0x000b	GPIO1		
2	0x0013	GPIO2		
3	0x001b	GPIO3		
4	0x0023	LVD Interrupt + GPIO4		
5	0x002b	WDT Interrupt + GPIO5		
6	0x0033	Comparator 0 Interrupt		
7	0x003b	Comparator 1 Interrupt		
8	0x0043	Comparator 2 + 4Interrupt		
9	0x004b	Comparator 3 + 5Interrupt		
10	0x0053	ADC0 Interrupt		
11	0x005b	ADC1 Interrupt		
12	0x0063	ADC2 Interrupt		
13	0x006b	PWM0 Interrupt 0		
14	0x0073	PWM0 Interrupt 1		
15	0x007b	PWM1Interrupt 0		
16	0x0083	PWM1Interrupt 1		
17	0x008b	PWM2Interrupt 0		
18	0x0093	PWM2Interrupt 1		
19	0x009b	PWM3Interrupt 0		
20	0x00a3	PWM3Interrupt 1		
21	0x00ab	Timer0 Interrupt		
22	0a00b3	Timer1 Interrupt		
23	0x00bb	TinyDSP0 Interrupt		
24	0x00c3	TinyDSP1 Interrupt		
25	0x00cb	SPI Rx Interrupt		
26	0x00d3	SPI Tx + Timer2 Interrupt		
27	0x00db	I2C Tx/Rx Interrupt		
28	0x00e3	Reserved		
29	0x00eb	UART Tx/Rx Interrupt		
30	0x00f3	Reserved		
31	0x00fb	FLASH + Timer3 + RAMIF Interrupt	LOWER	

10.3 Register Description

All of the registers in INTC are shown in the Table 10-3

Table 10-3 List of Registers

SYMBOL	Name	address	Initial value
INTMST	Interrupt Master Control	0x9C	0x00
INTENA0	Interrupt Enable 0	0xA4	0x00
INTENA1	Interrupt Enable 1	0xA5	0x00
INTENA2	Interrupt Enable 2	0xA6	0x00
INTENA3	Interrupt Enable 3	0xA7	0x00
INTLVL0	Interrupt Level 0	0xAC	0x00
INTLVL1	Interrupt Level 1	0xAD	0x00
INTLVL2	Interrupt Level 2	0xAE	0x00
INTLVL3	Interrupt Level 3	0xAF	0x00
INTCFG0	Interrupt Config 0	0xB4	0x00
INTCFG1	Interrupt Config 1	0xB5	0x00
INTCFG2	Interrupt Config 2	0xB6	0x00
INTCFG3	Interrupt Config 3	0xB7	0x00
INTFLG0	Interrupt Flag 0	0xBC	0x00
INTFLG1	Interrupt Flag 1	0xBD	0x00
INTFLG2	Interrupt Flag 2	0xBE	0x00
INTFLG3	Interrupt Flag 3	0xBF	0x00

^{*}The registers are on the region of SFR. The data of them are not to be transferred by DSAC.

10.3.1 INTMST

Registe	er	INTMST		Interrupt Master Control Address		0x9C	
Bit	Bit Na	me	R/W	Initial	Description		Note
7	HIP		R	0	High Priority Interrupt Flag 0: High priority interrupt handler is not 1: High priority interrupt handler is run		
6	LIP		R	0	Low Priority Interrupt Flag 0: Low priority interrupt handler is not running. 1: Low priority interrupt handler is running or suspending.		
5	reserv	ed	R	0	Read value is 0. Write only 0.		
4	reserv	ed	R	0	Read value is 0. Write only 0.		
3	reserv	ed	R	0	Read value is 0. Write only 0.		
2	reserv	ed	R	0	Read value is 0. Write only 0.		
1	reserved R 0 Read value is 0. Write only 0.						
0	INTM	E	R/W	0	Interrupt Master Enable 0: Disable all Interrupts 1: Permit enabled Interrupts		

10.3.2 INTENA

Registe	er	INTENA	70	Interrupt E	nable 0	Address	0xA4
Registe	er	INTENA	1	Interrupt E	nable 1	Address	0xA5
Registe	er	INTENA	12	Interrupt E	nable 2	Address	0xA6
Registe	er	INTENA	13	Interrupt E	nable 3	Address	0xA7
Bit	Bit Na	me	R/W	Initial	Description		Note
7	INTE	7	R/W	0	Each Interrupt Enable		
6	INTE	5	R/W	0	0: Disable Corresponding Interrupt 1: Enable Corresponding Interrupt INTEy bit in INTENAx register corresponds to Interrupt whose vector No. is (y + x * 8)		
5	INTE5	5	R/W	0			
4	INTE/	1	R/W	0			
3	INTE3	3	R/W	0			
2	INTE2	2	R/W	0			
1	INTE:		R/W	0			
0	INTE)	R/W	0			

10.3.3 INTLVL

Registe	er	INTLVL	.0	Interrupt Le	evel 0	Address	0xAC
Registe	er	INTLVL	.1	Interrupt Le	evel 1	Address	0xAD
Registe	er	INTLVL	.2	Interrupt Le	evel 2	Address	0xAE
Registe	er	INTLVL	.3	Interrupt Le	evel 3	Address	0xAF
Bit	Bit Na	ime	R/W	Initial	Description		Note
7	INTL	7	R/W	0	Each Interrupt Priority Level 0: The Interrupt is Low Priority Level		
6	INTL	5	R/W	0	1: The Interrupt is Low Priority Level		
5	INTL5	5	R/W	0	INTLy bit in INTLVLx register co	erraenande ta	
4	INTL4	1	R/W	0	Interrupt whose vector No. is $(y + x * 8)$		
3	INTL3	3	R/W	0			
2	INTL2	2	R/W	0			
1	INTL1	1	R/W	0			
0	INTLO)	R/W	0			

10.3.4 INTCFG

Registe	er	INTCFG	iO	Interrupt Co	onfig 0	Address	0xB4
Registe	er	INTCFG	1	Interrupt Co	onfig 1	Address	0xB5
Registe	er	INTCFG	12	Interrupt Co	onfig 2	Address	0xB6
Registe	er	INTCFG	13	Interrupt Co	onfig 3	Address	0xB7
Bit	Bit Na	me	R/W	Initial	Description		Note
7	INTS7	,	R/W	0	Each Interrupt Sensitivity		
6	INTS	,	R/W	0	0: Low level sensitivity 1: Falling Edge sensitivity		
5	INTS5	<u> </u>	R/W	0	INTS, hit in INTCEC, register of	erragnands to	
4	INTS4		R/W	0	INTSy bit in INTCFGx register corresponds to Interrupt whose vector No. is $(y + x * 8)$		
3	INTS3	3	R/W	0			
2	INTS2),	R/W	0			
1	INTS1		R/W	0			
0	INTS)	R/W	0			

10.3.5 INTFLG

Registe	er	INTFLG0		Interrupt Flag 0		Address	0xBC
Registe	er	INTFLG	1	Interrupt Fl	ag 1	Address	0xBD
Registe	er	INTFLG	2	Interrupt Fl	ag 2	Address	0xBE
Registe	er	INTFLG	3	Interrupt Fl	ag 3	Address	0xBF
Bit	Bit Na	me	R/W	Initial	Description		Note
7	INTF7	7	R/W	0	Each Interrupt Flag		
6	INTF	5	R/W	0	0: No interrupt 1: Interrupt receipt		
5	INTF5	5	R/W	0	INTER hit in INTEL Cu register of	amaananda ta	
4	INTF4	ļ	R/W	0	INTFy bit in INTFLGx register co Interrupt whose vector No. is $(y + x * 8)$		
3	INTF3	3	R/W	0	Cleared by write "1"		
2	INTF2	2	R/W	0			
1	INTF1	-	R/W	0			
0	INTFO)	R/W	0			

In edge sensitivity mode(INTCFGx.INTSy=1), INTFy is cleared automatically when the corresponding interrupt is accepted.

10.4 Operation

10.4.1 Initial setting

In order to issue the interrupt request which is base on each interrupt source, it is necessary to do the initial setting as shown in Figure 10-2.

- Setting INTLVLx.INTLy bit is for determination of each interrupt priority level.
- Each interrupt can take two priority levels, "High" or "Low", and these priority levels are selectable for setting INTLVLx.INTLy bit. Detail description is mentioned in 10.4.3.
- Setting INTCFGx.INTSy bit is for determination of each interrupt Sensitivity.
- Each interrupt can take two sensitivity, "Low level" or "Falling edge", and these sensitivities are selectable for setting INTCFGx.INTSy bit.
- INTENAx.INTEY bit can enable the corresponding interrupt source.
- INTMST.INTME bit can permit the enabled interrupt to issue the request for CPU




Figure 10-2 Flowchart of INTC initial setting

10.4.2 Interrupt flag

Interrupt flag (INTFLG register) indicates, the detected interrupt source depend on setting INTENAx.INTEy.

There are two kinds of sensitivity to detect interrupt. One is Low level sensitivity, another is Failling edge sensitivity. These sensitivities are selectable for setting INTCFGx.INTSy bit.

In case of the failing edge sensitivity, INTFLGx.INTFy bit will be held up to clear by writing "1"

In case of the low level sensitivity, INTFLGx.INTFy bit is indicating the corresponding interrupt source, and it will not be held if interrupt source change the level

10.4.3 Interrupt level

Each interrupt can take two priority levels, "High" or "Low". Only high level interrupt will be accepted when CPU is handling low level interrupt. While CPU is handling high level interrupt, no interrupt can be accepted. When same level interrupts are occurred simultaneously, lower vector number interrupt will be accepted. Interrupts which are not accepted by CPU should be holding until the service routine finish.

In each interrupt handler, software should clear corresponding peripheral flags. The above is shown in Figure 10-3. Note: It is impossible to generate new interrupt signals at such time as below.

- When executing RETI instruction.
- The time before receiving acknowledgement of CPU after issuing the interrupt request, and doing it.




Figure 10-3 Diagram of INTC state transition

By executing RETI instruction at end of interrupt routine, it is cleared that INTMST.HIP/LIP bits corresponding to priority of this routine.




Figure 10-4 Flowchart of INTC accepting interrupt

Decisions of Figure 10-4 are processed by hardware.

10.4.4 Interrupt of external pins

All GPIO can be used external interrupt pin in accord with GPIO register settings. Signals of interrupt by GPIO are ORed. The signals ORed is input on INTC after it is converted. Logic diagram of interrupt by GPIO is shown in Figure 10-5. Wave form diagram of generating interrupt by GPIO is shown in **Figure 10-6**. Vector addresses of each GPIO refer to Table 10-2. Details information of external interrupt by GPIO is described in section.8.




Figure 10-5 Logic diagram of interrupt by GPIO




Figure 10-6 Wave form diagram of interrupt by GPIO

11. Direct SFR Access Controller (DSAC)

11.1 Overview

DSAC can transfer data directly between two SFRs without using the CPU. This function can be applied only to the SFRs for peripheral and eliminate the data-transfer time drastically.

Note: DSAC can't access the SFRs related to CPU and INTC. If DSAC tries to read these SFRs, the data will be unknown, and if DSAC tries to write these SFRs, there will be no effect on operation. DSAC Block diagram is shown in Figure 11-1 and features are shown in Table 11-1.




Figure 11-1 DSAC Block Diagram

Table 11-1 Feature of DSAC

Item	Description
Number of channels	16 channels
Request source	Max 32. select by a register
data size	1byte / 1word data transmitted at a time selected by a register
The number of data transmission	Transmitting data once/twice /4 times/ 8times per an event. Selected by a register
Address mode	fixed/increment/increment by 8 Source/Destination mode can be set independently.
Channel priority	CH0 > CH1 > > CH14 > CH15
SFR Bus access Priority	CPU < DSAC
Transfer mode	Cycle steal

11.2 Event

DSAC is activated by Trigger events which are shown in Table 11-2 or Table 11-3. CH0-7 are activated by Trigger events shown in Table 11-2. CH8-15 are activated by Trigger events shown in Table 11-3. The Trigger events activating DSAC are selected with the DSACNTAn registers.

Table 11-2 DSAC Events for CH0-7

Event No.	Event Source	Trigger Event	Note
0	Comparator 0	Toggled specified Polarity	
1	Comparator 1	Toggled specified Polarity	
2	Comparator 2	Toggled specified Polarity	
3	Comparator 3	Toggled specified Polarity	
4	ADC Unit0	The register is updated by conversion	
5	ADC Unit1	The register is updated by conversion	
6	ADC Unit2	The register is updated by conversion	
7	PWM0 Event0	Corresponding Event happens	
8	PWM0 Event1	Corresponding Event happens	
9	PWM1 Event0	Corresponding Event happens	
10	PWM1 Event1	Corresponding Event happens	
11	PWM2 Event0	Corresponding Event happens	
12	PWM2 Event1	Corresponding Event happens	
13	PWM3 Event0	Corresponding Event happens	
14	PWM3 Event1	Corresponding Event happens	
15	TMR0 Event A	Corresponding Event happens	
16	TMR0 Event B	Corresponding Event happens	

MD6602

Event No.	Event Source	Trigger Event	Note
17	TMR1 Event A	Corresponding Event happens	
18	TMR1 Event B	Corresponding Event happens	
19	TinyDSP0 Event 0	Corresponding Event happens	
20	TinyDSP0 Event 1	Corresponding Event happens	
21	TinyDSP1 Event 0	Corresponding Event happens	
22	TinyDSP1 Event 1	Corresponding Event happens	
23	reserved		
24	reserved		
25	reserved		
26	reserved		
27	TMR2 Event A	Corresponding Event happens	
28	TMR2 Event B	Corresponding Event happens	
29	TMR3 Event A	Corresponding Event happens	
30	TMR3 Event B	Corresponding Event happens	
31	CPU Trigger	Only CPU Trigger activates the channel	

Table 11-3 DSAC Events for CH8-15

Event No.	Event Source	Trigger Event	Note
0	Comparator 0	Toggled specified Polarity	
1	Comparator 1	Toggled specified Polarity	
2	Comparator 2	Toggled specified Polarity	
3	Comparator 3	Toggled specified Polarity	
4	ADC Unit0	The register is updated by conversion	
5	ADC Unit1	The register is updated by conversion	
6	ADC Unit2	The register is updated by conversion	
7	PWM0 Event0	Corresponding Event happens	
8	PWM0 Event1	Corresponding Event happens	
9	PWM1 Event0	Corresponding Event happens	
10	PWM1 Event1	Corresponding Event happens	
11	PWM2 Event0	Corresponding Event happens	
12	PWM2 Event1	Corresponding Event happens	
13	PWM3 Event0	Corresponding Event happens	
14	PWM3 Event1	Corresponding Event happens	
15	TMR0 Event A	Corresponding Event happens	
16	TMR0 Event B	Corresponding Event happens	
17	TMR1 Event A	Corresponding Event happens	

Event No.	Event Source	Trigger Event	Note
18	TMR1 Event B	Corresponding Event happens	
19	TinyDSP0 Event 0	Corresponding Event happens	
20	TinyDSP0 Event 1	Corresponding Event happens	
21	TinyDSP1 Event 0	Corresponding Event happens	
22	TinyDSP1 Event 1	Corresponding Event happens	
23	Comparator 4	Toggled specified polarity	
24	Comparator 5	Toggled specified polarity	
25	Reserved		
26	Reserved		
27	TMR2 Event A	Corresponding Event happens	
28	TMR2 Event B	Corresponding Event happens	
29	TMR3 Event A	Corresponding Event happens	
30	TMR3 Event B	Corresponding Event happens	
31	CPU Trigger	Only CPU Trigger activates the channel	

11.3 Register Description

Table 11-4 XDATA-Bus registers

Symbol	Name	Address	Initial value
DSACNTA0	DSA Control A Channel 0	0xF880	0x00
DSACNTB0	DSA Control B Channel 0	0xF881	0x00
DSASRC0	DSA Source Address Channel 0	0xF882	0x80
DSADST0	DSA Destination Address Channel 0	0xF883	0x80
DSACNTA1	DSA Control A Channel 1	0xF884	0x00
DSACNTB1	DSA Control B Channel 1	0xF885	0x00
DSASRC1	DSA Source Address Channel 1	0xF886	0x80
DSADST1	DSA Destination Address Channel 1	0xF887	0x80
DSACNTA2	DSA Control A Channel 2	0xF888	0x00
DSACNTB2	DSA Control B Channel 2	0xF889	0x00
DSASRC2	DSA Source Address Channel 2	0xF88A	0x80
DSADST2	DSA Destination Address Channel 2	0xF88B	0x80
DSACNTA3	DSA Control A Channel 3	0xF88C	0x00
DSACNTB3	DSA Control B Channel 3	0xF88D	0x00
DSASRC3	DSA Source Address Channel 3	0xF88E	0x80
DSADST3	DSA Destination Address Channel 3	0xF88F	0x80
DSACNTA4	DSA Control A Channel 4	0xF890	0x00

Symbol	Name	Address	Initial value
DSACNTB4	DSA Control B Channel 4	0xF891	0x00
DSASRC4	DSA Source Address Channel 4	0xF892	0x80
DSADST4	DSA Destination Address Channel 4	0xF893	0x80
DSACNTA5	DSA Control A Channel 5	0xF894	0x00
DSACNTB5	DSA Control B Channel 5	0xF895	0x00
DSASRC5	DSA Source Address Channel 5	0xF896	0x80
DSADST5	DSA Destination Address Channel 5	0xF897	0x80
DSACNTA6	DSA Control A Channel 6	0xF898	0x00
DSACNTB6	DSA Control B Channel 6	0xF899	0x00
DSASRC6	DSA Source Address Channel 6	0xF89A	0x80
DSADST6	DSA Destination Address Channel 6	0xF89B	0x80
DSACNTA7	DSA Control A Channel 7	0xF89C	0x00
DSACNTB7	DSA Control B Channel 7	0xF89D	0x00
DSASRC7	DSA Source Address Channel 7	0xF89E	0x80
DSADST7	DSA Destination Address Channel 7	0xF89F	0x80
DSACNTA8	DSA Control A Channel 8	0xF8A0	0x00
DSACNTB8	DSA Control B Channel 8	0xF8A1	0x00
DSASRC8	DSA Source Address Channel 8	0xF8A2	0x80
DSADST8	DSA Destination Address Channel 8	0xF8A3	0x80
DSACNTA9	DSA Control A Channel 9	0xF8A4	0x00
DSACNTB9	DSA Control B Channel 9	0xF8A5	0x00
DSASRC9	DSA Source Address Channel 9	0xF8A6	0x80
DSADST9	DSA Destination Address Channel 9	0xF8A7	0x80
DSACNTA10	DSA Control A Channel 10	0xF8A8	0x00
DSACNTB10	DSA Control B Channel 10	0xF8A9	0x00
DSASRC10	DSA Source Address Channel 10	0xF8AA	0x80
DSADST10	DSA Destination Address Channel 10	0xF8AB	0x80
DSACNTA11	DSA Control A Channel 11	0xF8AC	0x00
DSACNTB11	DSA Control B Channel 11	0xF8AD	0x00
DSASRC11	DSA Source Address Channel 11	0xF8AE	0x80
DSADST11	DSA Destination Address Channel 11	0xF8AF	0x80
DSACNTA12	DSA Control A Channel 12	0xF888	0x00
DSACNTB12	DSA Control B Channel 12	0xF889	0x00
DSASRC12	DSA Source Address Channel 12	0xF88A	0x80
DSADST12	DSA Destination Address Channel 12	0xF88B	0x80
DSACNTA13	DSA Control A Channel 13	0xF88C	0x00
DSACNTB13	DSA Control B Channel 13	0xF88D	0x00
DSASRC13	DSA Source Address Channel 13	0xF88E	0x80

MD6602

Symbol	Name	Address	Initial value
DSADST13	DSA Destination Address Channel 13	0xF88F	0x80
SACNTA14	DSA Control A Channel 14	0xF890	0x00
DSACNTB14	DSA Control B Channel 14	0xF891	0x00
DSASRC14	DSA Source Address Channel 14	0xF892	0x80
DSADST14	DSA Destination Address Channel 14	0xF893	0x80
DSACNTA15	DSA Control A Channel 15	0xF894	0x00
DSACNTB15	DSA Control B Channel 15	0xF895	0x00
DSASRC15	DSA Source Address Channel 15	0xF896	0x80
DSADST15	DSA Destination Address Channel 15	0xF897	0x80
DSATRG0	DSA Activation Trigger for ch0-7	0xF8F0	0x00
DSATRG1	DSA Activation Trigger for ch8-15	0xF8F1	0x00

11.3.1 DSAC Control A Register (DSACNTAn)

Regis	ter	DSAC	NTA0	DSA	Control A Channel 0	Address	0xF880			
Regis	ter	DSAC	NTA1	DSA	Control A Channel 1	Address	0xF884			
Regis	ter	DSAC	NTA2	DSA	Control A Channel 2	Address	0xF888			
Regis	ter	DSAC	NTA3	DSA	Control A Channel 3	Address	0xF88C			
Regis	ter	DSAC	NTA4	DSA	Control A Channel 4	Address	0xF890			
Regis	ter	DSAC	NTA5	DSA	Control A Channel 5	Address	0xF894			
Regis	ter	DSAC	NTA6	DSA	Control A Channel 6	Address	0xF898			
Regis	ter	DSACI	NTA7	DSA	Control A Channel 7	Address	0xF89C			
Regis	ter	DSACI	NTA8	DSA	Control A Channel 8	Address	0xF8A0			
Regis	ter	DSACI	NTA9	DSA	Control A Channel 9	Address	0xF8A4			
Regis	ter	DSACI	NTA10	DSA	Control A Channel 10	Address	0xF8A8			
Regis	ter	DSACI	NTA11	DSA	Control A Channel 11	Address	0xF8AC			
Regis	ter	DSAC	NTA12	DSA	Control A Channel 12	Address	0xF8B0			
Regis	ter	DSAC	NTA13	DSA	DSA Control A Channel 13 Address			A Control A Channel 13 Address 0xl		0xF8B4
Regis	ter	DSAC	NTA14	DSA	Control A Channel 14	0xF8B8				
Regis	Register DSACNTA15		DSA	DSA Control A Channel 15 Address						
Bit	Bit N	ame	R/W	Initi al	Description		Note			
7	DSA	СНЕ	R/W	0	DSA Channel Enable 0: Disable 1: Enable					
6	DSA	TB1	R/W	0	DSA Transfer Bytes These bits decide how many times CI per an event.	An transmits				
5	DSATB0 R/W		R/W	0	00: once 01: twice 10: 4 times 11: 8 times Data size is decided by					
4	DSA	EV/	R/W	0	DSACNTBn.DSAWDACS.					
					DSA Channel Trigger 00000: Link to Event No.0					
3	DSA		R/W	0	00001: Link to Event No.1					
2	DSA		R/W	0	 11111: Link to Event No.31					
1	DSA		R/W	0	You should not select reserved setting					
0	DSA	EV0	R/W	0						

11.3.2 DSAC Control B Register (DSACNTBn)

Regi	ster	DSACN	TB0	DSA C	SA Control B Channel 0 Address		
Regi	ster	DSACN	TB1	DSA C	ontrol B Channel 1	Address	
Regi	ster	DSACN	VTB2	DSA C	ontrol B Channel 2	Address	0xF889
Regi	ster	DSACN	VTB3	DSA C	ontrol B Channel 3	Address	0xF88D
Regi	ster	DSACN	TB4	DSA C	ontrol B Channel 4	Address	0xF891
Regi	ster	DSACN	TB5	DSA C	ontrol B Channel 5	Address	0xF895
Regi	ster	DSACN	TB6	DSA C	ontrol B Channel 6	Address	0xF899
Regi	ster	DSACN	TB7	DSA C	ontrol B Channel 7	Address	0xF89D
Regi	ster	DSACN	TB8	DSA C	ontrol B Channel 8	Address	0xF8A1
Regi	ster	DSACN	TB9	DSA C	ontrol B Channel 9	Address	0xF8A5
Regi	ster	DSACN	TB10	DSA C	ontrol B Channel 10	Address	0xF8A9
Regi	ster	DSACN	TB11	DSA C	ontrol B Channel 11	Address	0xF8AD
Regi	ster	DSACN	NTB12	DSA C	ontrol B Channel 12	Address	0xF8B1
Regi	ster	DSACN	NTB13	DSA C	ontrol B Channel 13	Address	0xF8B5
Regi	ster	DSACN	TB14	DSA C	ontrol B Channel 14	Address	0xF8B9
Regi	ster	DSACN	TB15	DSA C	ontrol B Channel 15	Address	0xF8BD
Bit	Bit Na	me	R/W	Initial	Description		Note
7	7 DSAWDACS R/W		R/W	0	Word data access This bit decides the amount of data at a time. 0:1byte(8-bit) 1:1word(16bit)		
6	reserve	ed	R	0	Read value is 0. Write only 0		
5	reserve	ed	R	0	Read value is 0. Write only 0		
4	reserve	ed	R	0	Read value is 0. Write only 0		
3	DSTIN	NCMD	R/W	0	Destination Address increment mode Only when DSADSTC = 1, setting effective. 0: Destination address increases by 1		
					1: Destination address increases by 8 Source Address increment mode	3.	
2	SRCIN	NCMD	R/W	0	Only when DSASRCC = 1, setting effective.	ng becomes	
					0: Source address increases by 1.1: Source address increases by 8.		
1	DSAD	DSADSTC R/W		0	Destination Address Control 0: Address stays at same value. 1: Increment according to DSACNTBn.DSTINCMD setting		
		SASRCC R/W			Source Address Control 0: Address stays at same value.		

11.3.3 DSAC Source address Register (DSASRCn)

Regist	er	DSASF	RC0	DSA So	ource Address Channel 0	Address	0xF882
Regist	er	DSASF	RC1	DSA So	ource Address Channel 1	Address	0xF886
Regist	er	DSASF	RC2	DSA So	ource Address Channel 2	Address	0xF88A
Regist	er	DSASF	RC3	DSA So	ource Address Channel 3	Address	0xF88E
Regist	er	DSASF	RC4	DSA So	ource Address Channel 4	Address	0xF892
Regist	er	DSASF	RC5	DSA So	ource Address Channel 5	Address	0xF896
Regist	er	DSASE	RC6	DSA So	ource Address Channel 6	Address	0xF89A
Regist	er	DSASE	RC7	DSA So	ource Address Channel 7	Address	0xF89D
Regist	er	DSASE	RC8	DSA So	ource Address Channel 8	Address	0xF8A2
Regist	er	DSASE	RC9	DSA So	ource Address Channel 9	Address	0xF8A6
Regist	er	DSASE	RC10	DSA So	ource Address Channel 10	Address	0xF8AA
Regist	er	DSASE	DSASRC11 DS.		A Source Address Channel 11 Address		0xF8AE
Regist	er	DSASF	RC12	DSA Source Address Channel 12 Address		Address	0xF8B2
Regist	er	DSASE	RC13	DSA Source Address Channel 13 Address		Address	0xF8B6
Regist	er	DSASF	RC14	DSA Source Address Channel 14 A		Address	0xF8BA
Regist	er	DSASE	RC15	DSA So	ource Address Channel 15	Address	0xF8BE
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DSA	SA7	R/W	1			
6	DSA	SA6	R/W	0			
5	DSA	SA5	R/W	0			
4	DSA	SA4	R/W	0	SFR Source Address		
3	DSA	DSASA3 R/W		0			
2	DSA	DSASA2 R/W		0			
1	DSA	SA1	R/W	0			
0	DSA	SA0	R/W	0			

11.3.4 DSAC Destination address Register (DSADSTn)

Regist	er	DSADS	ST0	DSA D	estination Address Channel 0	Address	0xF883
Regist	er	DSADS	ST1	DSA D	estination Address Channel 1	Address	0xF887
Regist	er	DSADS	ST2	DSA D	estination Address Channel 2	Address	0xF88B
Regist	er	DSADS	ST3	DSA D	estination Address Channel 3	Address	0xF88F
Regist	er	DSADS	ST4	DSA D	estination Address Channel 4	Address	0xF893
Regist	er	DSADS	ST5	DSA D	estination Address Channel 5	Address	0xF897
Regist	er	DSADS	ST6	DSA D	estination Address Channel 6	Address	0xF89B
Regist	er	DSADS	ST7	DSA D	estination Address Channel 7	Address	0xF89F
Regist	er	DSADS	ST8	DSA D	estination Address Channel 8	Address	0xF8A3
Regist	er	DSADS	ST9	DSA D	estination Address Channel 9	Address	0xF8A7
Regist	er	DSADS	ST10	DSA D	estination Address Channel 10	Address	0xF8AB
Regist	er	DSADS	ST11	DSA D	DSA Destination Address Channel 11 Address		
Regist	er	DSADS	ST12	DSA Destination Address Channel 12 Address		Address	0xF8B3
Regist	er	DSADS	ST13	DSA Destination Address Channel 13 Address		Address	0xF8B7
Regist	er	DSADS	ST14	DSA Destination Address Channel 14		Address	0xF8BB
Regist	er	DSADS	ST15	DSA D	estination Address Channel 15	Address	0xF8BF
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DSA	DA7	R/W	1			
6	DSA	DA6	R/W	0			
5	DSA	DA5	R/W	0			
4	DSA	DA4	R/W	0	SFR Destination Address		
3	DSA	SADA3 R/W		0			
2	DSA	DA2	R/W	0			
1	DSA	DA1	R/W	0			
0	DSA	DA0	R/W	0			

11.3.5 DSAC Trigger Register (DSATRGm)

Registe	r DSATRG0		DSA T	rigger for CH0-7	Address	0xF8F0
Bit	Bit Name	R/W	Initial	Description		Note
7	TRGCH7	R/W	0	CH7's trigger for CPU Read 0: IDLE Read 1:transferring or waiting end channel's transferring Write 0: No effect Write 1: activate ch7 by CPU	of other	
6	TRGCH6	R/W	0	CH6's trigger for CPU Read 0: IDLE Read 1:transferring or waiting end channel's transferring Write 0: No effect Write 1: activate ch6 by CPU	of other	
5	TRGCH5	R/W	0	CH5's trigger for CPU Read 0: IDLE Read 1:transferring or waiting end channel's transferring Write 0: No effect Write 1: activate ch5 by CPU	of other	
4	TRGCH4	R/W	0	CH4's trigger for CPU Read 0: IDLE Read 1:transferring or waiting end channel's transferring Write 0: No effect Write 1: activate ch4 by CPU	of other	
3	TRGCH3	R/W	0	CH3's trigger for CPU Read 0: IDLE Read 1:transferring or waiting end channel's transferring Write 0: No effect Write 1: activate ch3 by CPU	of other	
2	TRGCH2	R/W	0	CH2's trigger for CPU Read 0: IDLE Read 1:transferring or waiting end channel's transferring Write 0: No effect Write 1: activate ch2 by CPU	of other	
1	TRGCH1	R/W	0	CH1's trigger for CPU Read 0: IDLE Read 1:transferring or waiting end channel's transferring Write 0: No effect Write 1: activate ch1 by CPU	of other	
0	TRGCH0	R/W	0	CH0's trigger for CPU Read 0: IDLE Read 1:transferring or waiting end channel's transferring Write 0: No effect Write 1: activate ch0 by CPU	of other	

Registe	r DSATRG1		DSA T	rigger for CH8-15	Address	0xF8F1
Bit	Bit Name	R/W	Initial	Description		Note
7	TRGCH15	R/W	0	CH15's trigger for CPU		
				Read 0: IDLE		
				Read 1:transferring or waiting end	l of other	
				channel's transferring		
				Write 0: No effect		
	TD CCIII 4	D/X/	0	Write 1: activate ch15 by CPU		
6	TRGCH14	R/W	0	CH14's trigger for CPU		
				Read 0: IDLE	l of other	
				Read 1:transferring or waiting end channel's transferring	of other	
				Write 0: No effect		
				Write 1: activate ch14 by CPU		
5	TRGCH13	R/W	0	CH13's trigger for CPU		
	111001110	10 //		Read 0: IDLE		
				Read 1:transferring or waiting end	l of other	
				channel's transferring		
				Write 0: No effect		
				Write 1: activate ch13 by CPU		
4	TRGCH12	R/W	0	CH12's trigger for CPU		
				Read 0: IDLE		
				Read 1:transferring or waiting end	l of other	
				channel's transferring		
				Write 0: No effect		
2	TD CCIII 1	D/W	0	Write 1: activate ch12 by CPU		
3	TRGCH11	R/W	0	CH11's trigger for CPU Read 0: IDLE		
				Read 1:transferring or waiting end	l of other	
				channel's transferring	of other	
				Write 0: No effect		
				Write 1: activate ch11 by CPU		
2	TRGCH10	R/W	0	CH10's trigger for CPU		
				Read 0: IDLE		
				Read 1:transferring or waiting end	l of other	
				channel's transferring		
				Write 0: No effect		
				Write 1: activate ch10 by CPU		
1	TRGCH9	R/W	0	CH9's trigger for CPU		
				Read 0: IDLE	1 . 6 . 4	
				Read 1:transferring or waiting end	oi other	
				channel's transferring Write 0: No effect		
				Write 1: activate ch9 by CPU		
0	TRGCH8	R/W	0	CH8's trigger for CPU		
	TRUCIIO	17/ 11		Read 0: IDLE		
				Read 1:transferring or waiting end	l of other	
				Write 0: No effect		
				Write 1: activate ch8 by CPU		
		I	L			l

11.4 Operation

The DSAC is activated by Trigger events which are shown in Table 11-2 or Table 11-3. The trigger event to activate the DSAC is selected with the DSACNTAn registers. The DSAC has 16-channels, and each channel is linked to one of the Trigger events. Trigger events for CH0-7 partially differ from events for CH8-15. Trigger events for CH0-7 are shown in Table 11-2, and Trigger events for CH8-15 are shown in Table 11-3. When one of the channels detects the Trigger event, transfer operation will start based on corresponding bits among DSAEV0 toDSAEV4 in the DSACNTAn register.

DSAC is also activated by CPU's writing 1 on DSATRGm.TRGCHn. Whichever trigger is selected, you can activate DSAC by CPU Trigger.

Regarding the priority of DSAC, lower No. channel is higher than larger No. channel. If plural channels are initiated at same time, lower No. channel should be activated and higher No. channel will wait for until lower No. channel completes the transfer operation. During one channel is transferring the data, even next Trigger event which linked to same channel is occurred, the next Trigger event will be ignored. Detailed information shows Figure 11-2.




Figure 11-2 Event trigger priority

Each channel operation is configured by registers, such as source SFR address in DSASRCn, destination SFR address in DSADSTn, the number of data transmission (from once, twice , 4 times or 8 times) in DSACNTAn, and Address mode (fix, increment by 1 or increment by 8) in DSACNTBn.

Even if you select address increment mode to transfer multiple times, either source or destination address will be increased, but DSASRCn and DSADSTn register's values will not be changed. Increment by 8 is particularly convenient for reading ADC's conversion data.

Please note that DSAC has the higher priority than CPU when SFR access from CPU and DSAC collides. In this collision case, CPU should wait for finish of DSAC's SFR access, but there is no wait cycle in the DSAC's SFR access cycle. Detailed information is shown in Figure 11-3.




Figure 11-3 Example of transfer operation

Figure 11-4 shows SFR BUS structure. From CPU point of view, the SFR bus width is always 8bits, thus CPU accesses 8bits SFR register directly. And as for 16bits SFR registers, such as PWM, DSP, ADC and DAC, their LSB side and MSB side, which are assigned in same address, should be accessed sequentially, LSB 1st, and MSB 2nd. From DSAC point of view, the SFR bus width is extended to 16bits and the operations are shown below.

CASE1: DSAC transfer size is 8bits (DSACNTBn.DSAWDACS = 0), and target SFR register width is 8bits: DSAC uses only lower side of SFR bus.

CASE2: DSAC transfer size is 8bits (DSACNTBn.DSAWDACS = 0), and target SFR register width is 16bits: DSAC uses only lower side of SFR, and the access scheme should be same as CPU's, that is, LSB side and MSB side of 16bits SFR register, which are assigned in same address, should be accessed sequentially without address increment, LSB 1st, and MSB 2nd, as shown in Table 11-5, utilizing internal buffer registers.

CASE3: DSAC transfer size is 16bits (DSACNTBn.DSAWDACS = 1), and target SFR register width is 8bits:

This case should not be used, but if you use this case, the operation is almost same as CASE1. When DSAC reads
8bits SFR register with 16bits transfer size, lower side of read data stored in DSAC is actual read data, but higher side
becomes 0x00. When DSAC writes to 8bits SFR register with 16bits transfer size, lower side of "to be written" data
stored in DSAC is actually written to the 8bits SFR register, but higher side is not used.

CASE4: DSAC transfer size is 16bits (DSACNTBn.DSAWDACS = 1), and target SFR register width is 16bits: DSAC uses both lower side and higher side of SFR bus to transfer 16bits data.





Figure 11-4 Structure of SFR BUS

Table 11-5 Access to 16-bit register assigned in SFR Bus



11.5 Initialization sequence

Figure 11-5 shows the initialization sequence.




Figure 11-5 Initialization sequence

11.6 Limitation of DSAC

11.6.1 Disabling DSAC

CHn is disabled by writing DSACNTAn.DSACHE bit to 0. CHn is disabled after corresponding channel transmit is completed. If CHn has an unexecuted transfer request, the request is accepted and the transfer is occurred. When the transfer is finished, CHn is disabled. The request, which reaches after writing DSACNTAn.DSACHE bit to 0, is ignored.

11.6.2 Limitation in case when DSAC transfer data size is 8bits.

DSAC can't transfer the data correctly when the following three conditions are satisfied at the same time.

- DSAC transfer data size is 8bits
- Both the source address and the destination address are asigned to the same module.
- Ether source register width or destination register width is 16bits.

12. FLASH Memory Control

12.1 Overview

The LSI has FLASH memory to store program and data. The FLASH can be erased or written via 1-wire debugger interface.

Also some protection levels are supported not to be stolen application program and data.

Table 12-1 Feature of FLC

Item			Description	
Flash	Main block	Size: 32KB(8Kwo	rd x 32bit)	
memory	(Program)	Page size: 32pages		
		Row size: 8rows/pa	ge	
		Word size: 32word	s/row = 128bytes	
	Information	Size: 1KB(256wor	d x 32bit)	
	block	Page size: 1pages		
		Row size: 8rows/pa	ge	
		Word size: 32word:	s/row = 128bytes	
Program fetch		Fetch data width: 3	32bit	
		Instruction Buffer:	32bit x 2line.	
		Data Buffer: 32bit 2	x 1 line	
		Access mode : Fast	clock mode(2cyc) /	
		Slow clock mode(1cyc)		
		Prefetch: occur when reading 4n+2 or 4n+3 address		
		(Fast clock mode)		
		occur when reading 4n+3 address		
		`	clock mode)	
		•	uction buffer has prefetch function.	
Flash program	ming	Mode	: 8 modes	
		Programming	: info/main row programming mode	
		Erase	: main page/mass erase mode	
		Read	: info/main read mode	
		_	: Changing protect level	
		Security Level: Lev		
		Security code lengt		
Flash security			an change using "protect release mode".	
management			ter fetching program from RAM in Level2	
		Avoid flash read from		
		The security codes	store the info block of flash memory.	




Figure 12-1 Block Diagram of FLC

12.2 Flash memory mat structure

The flash memory of the LSI is structured by 32K byte Main block and 1K byte information block. Main block is divided by 32 in the page of the 1K byte unit.

Information block is used for writing the protect code. The structure is shown on Figure 12-2.

Both Main and Information block are mapped in CPU Instruction area. Main block is located in 0x0000-0x7FFF. Information block is located in 0xA000-0xA3FF. In protect level 1, CPU can read ROW4-7 of Information block(0xA200-0xA3FF). In protect level2, CPU can read ROW5-7 of Information block(0xA280-0xA3FF). In protect 1 or 2, CPU can not read ROW read ROW0-3(0xA000-0xA1FF). ROW4-7 of Information block can be programmed by flash information block program mode in protect level 1.




Figure 12-2 Flash memory mat structure

12.3 Register Description

Table 12-2 shows the registers in FLC.

Table 12-2 List of Registers

SYMBOL	Name	Address	Initial value
FMTIME	Flash Memory Control Time register	0xFF00	0x0F
FMPAGE	Flash Memory Page address register	0xFF01	0x00
FMROW	Flash Memory Row address register	0xFF02	0x00
FMCOL	Flash Memory Column address register	0xFF03	0x00
FMCTRL	Flash Memory Control register	0xFF04	0x00
FMEXE	Flash Memory Program execute register	0xFF05	0x00
FMRPD0	Flash Memory Row Program Data0 register	0xFF10	0x00
FMRPD1	Flash Memory Row Program Data1 register	0xFF11	0x00
FMRPD2	Flash Memory Row Program Data2 register	0xFF12	0x00
FMRPD3	Flash Memory Row Program Data3 register	0xFF13	0x00
FMRMOD	Flash Memory Read mode register	0xFF20	0x01
FMPCR	Flash Program Control Register	0xFF23	0x00

12.3.1 FMTIME

Regist	er	FMTIN	1E	FLASH N	FLASH Memory Control Time Base Address		
Bit	Bit N	ame	R/W	Initial	Description		Note
7	TIMI	Ξ7	R/W	0	FLASH Memory Control Time Ba		
6	TIMI	Ξ6	R/W	0	To make "lus" time tick, set value below.	ie as snown	
5	TIMI	Ξ5	R/W	0	FMTIME = ((Frequency of CLKCPU) *1/10^6) – 1		
4	TIMI	3 4	R/W	0	((Frequency of CLKCFO) 1/10%	0) – 1	
3	TIMI	Ξ3	R/W	1	FMTIME register can be written FMEXE=0.	only when	
2	TIMI	Ξ2	R/W	1	- FMEXE=0.		
1	TIMI	Ξ1	R/W	1			
0	TIMI	Ε0	R/W	1			

12.3.2 FMPAGE

Regist	egister FMPAGE FLASH		FLASH N	Memory PAGE Address	Address	0xFF01	
Bit	Bit Name R/W Initial Description			Note			
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	5 reserved R		R	0	Read value is 0. Write only 0.		
4	PAGE4 R/W		0	FLASH Memory PAGE Address Specify PAGE Address in the Moo	1,10		
3	PAGE3 R/W (0	This PAGE address specifies			
2	PAGE2 R/W		0	position to be programmed or erase			
1	PAG	E1	R/W	0	FMPAGE register can be written only when FMEXE=0.		
0	PAG	E0	R/W	0			

12.3.3 FMROW

Regist	ister FMROW		FLASH N	LASH Memory ROW Address Address			
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write only 0.		
6	reserv	ved	R	0	Read value is 0. Write only 0.		
5	reserv	ved	R	0	Read value is 0. Write only 0.		
4	reserv	ved	R	0	Read value is 0. Write only 0.		
3	reserv	ved	R	0	Read value is 0. Write only 0.		
2	ROW	72	R/W	0	FLASH Memory ROW Address		
1	ROW1 R/V		R/W	0	Specify ROW Address in a Page. This ROW address specifies ta	arget ROW	
0	ROW0 R/W		0	position to be programmed. FMROW register can be written FMEXE=0.	only when		

In protect level 1, ROW2 bit should be set to 1'b1. If ROW2 bit is 1'b0 in protect level 1, the flash operation sequence is running but the flash operation do not affect the flash memory not to access to the top half of the information block when accessing information block.

12.3.4 FMCOL

Register FMCOI		L	FLASH Memory Column Address Address		0xFF03		
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	4 COL4 R/W		0	FLASH Memory Column Address Specify Column Address of each Word in a Row.			
3	COL3 R/W		0				
2	COL	2	R/W	0	This Column address specifies tar to be programmed in a row.		
1	COL	1	R/W	0	FMCOL is automatically increm	ented when	
0	COL0 R/W		0	sequential reading(FMEXE=1 a FMRPD3 in read mode), or when writing sequence is finished. FMCOL register can be written FMEXE=0.			

12.3.5 FMCTRL

Regist	Register FMCTRL		RL	FLASH N	FLASH Memory Control Address		
Bit	Bit N	ame	R/W	Initial	Description		Note
7	FMII	7	R/C	0	FLASH Memory Interrupt Flag Read 0: Operation not finished. Read 1: Operation finished. Write 0: No effect Write 1: Clear this flag.		
6	FMII	MIE R/W		0	FLASH Memory Interrupt Enable 0: Disable 1: Enable (Actual Interrupt Signal = FMIF &	: FMIE)	
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	FMC	MD3	R/W	0	FLASH operation mode		
2	FMC	MD2	R/W	0	0000: Normal operation mode CPU opecode fetch via Cl	PUX-bus	
1	FMC	MD1	R/W	0	0100: Main block Read mode		
0	FMC	MD0	R/W	0	0101: Main block Row programmi 0110: Main block Page erase mode 0111: Main block Mass erase mod 1000: Information block Read mod 1001: Information block Row prog ming mode 1111: Protecting release mode others: prohibited	e e le	

FMCTRL.FMCMD[3:0] register can be written only when FMEXE=0.

According to the difference of the current protect level, there is unacceptable write value of FCMD[3:0]. Table 12-3 shows the acceptable mode according to the current security mode.

Table 12-3 Protect level vs FMCMD[3:0]

Mode	Value	Level1	Level2
Normal operation mode	b'0000	X	X
Main block Read mode	b'0100	X	-
Main block Row programming mode	b'0101	X	-
Main block Page erase mode	b'0110	X	-
Main block Mass erase mode	b'0111	X	-
Information block Read mode	b'1000	X	-
Information block Row programming mode	b'1001	X	-
Protecting release mode	b'1111	X	X
Others	others	-	-

12.3.6 FMEXE

Register FMEXE		Е	FLASH Memory program execute Address		0xFF05		
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	reser	ved	R	0	Read value is 0. Write only 0.		
0	FMEXE R/W		0	FLASH operation execute Read 0: FLASH operation is not ex Read 1: FLASH operation is ex (BUSY). Write 0: Abort FLASH operation. Write 1: Start FLASH operation.			

FMEXE bit cannot be written when FMCMD[3:0]=4'b0000.

12.3.7 FMRPD0-3

Regist	er	FMRPI	00	FLASH F	Row Program Data 0	Address	0xFF10
Regist	er	FMRPI	D 1	FLASH F	Row Program Data 1	Address	0xFF11
Regist	er	FMRPI)2	FLASH F	Row Program Data 2	Address	0xFF12
Regist	er	FMRPI	D 3	FLASH F	Row Program Data 3	Address	0xFF13
Bit	Bit N	ame	R/W	Initial	Description		Note
7	RPD	7	R/W	0	FLASH Memory Row Program Da		
6	RPD	5	R/W	0	These registers store word data to be programmed in specified word lane in a row.		
5	RPD:	5	R/W	0	FMRPD0 corresponds to FLASH read address 4n. Also, FMRPD1 \rightarrow 4n+1, FMPRD2 \rightarrow 4n+2,		
4	RPD4	4	R/W	0	FMPRD3 \rightarrow 4n+3.		
3	RPD3	3	R/W	0			
2	RPD2	2	R/W	0			
1	RPD	1	R/W	0			
0	RPD()	R/W	0			

12.3.8 FMRMOD

Register FMRM0		OD	FLASH Memory Read Mode register Address			0xFF20	
Bit	Bit N	lame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	reser	ved	R	0	Read value is 0. Write only 0.		
0	FAST	Γ	R/W	1	FAST clock read mode 0: Slow clock read mode(1cyc) 1: Fast clock read mode(2cyc) The written value can be read aft access will be active to idle. The clock frequency must be ch confirming that the read data equa data.	anged after	

12.3.9 FMPCR

Registe	er	FMPCF	₹	FLASH Memory Program Control register		Address	0xFF23
Bit Bit Name R/W Initial Descri		Description		Note			
7	reserved R		R	0	Read value is 0. Write only 0.		
6 reserved R		0	Read value is 0. Write only 0.				

MD6602

5	reserved	R	0	Read value is 0. Write only 0.
4	PWAITS	R/C	0	Program wait status Read 0: Not waiting for next data preparation Read 1: Waiting for next data preparation Write 0: No effect. Write1: To clear this bit. This bit is automatically cleared when writing to FMRPD3 register or writing 1 to FMEXE bit.
3	reserved	R	0	Read value is 0. Write only 0.
2	reserved	R	0	Read value is 0. Write only 0.
1	reserved	R	0	Read value is 0. Write only 0.
0	PWAITIE	R/W	0	Program wait interrupt enable 0: Disable 1: Enable interrupt by program wait

12.4 Operation

12.4.1 Instruction fetch

The Instruction Fetch Controller (IFC) controls instruction fetch from Flash to CPU. IFC has a 4bytes x 2 lines instruction buffer (IBUF). IFC reads 4bytes instruction code from Flash, then returns 1byte instruction code to CPU and writes fetched 4bytes instruction code to the instruction buffer. If the instruction buffer has the code that CPU requests to fetch, IFC returns the instruction code in the instruction buffer without wait states. This mechanism reduces number of flash access and avoids decreasing CPU performance.

IFC also has constant data buffer (DBUF). DBUF consist of 4bytes x 1line buffer. When CPU reads constant value from Flash using MOVC instruction, IFC reads 4bytes constant value from FLASH, then returns 1byte value to CPU and writes fetched 4bytes constant value to the data buffer.

IFC has two flash access modes: Fast clock mode and Slow clock mode. The flash access mode can be selected by FMRMOD register. In Fast clock mode, IFC accesses to flash memory by two cycles. In Slow clock mode, IFC access to flash memory by one cycle. When the frequency of CLKFAST is less than 25MHz, Slow clock mode can be used. When the frequency of CLKFAST is more than 25MHz, Fast clock mode must be used.

IBUF has instruction prefetch mechanism to avoid reducing CPU performance. In Fast clock mode, the prefetch starts when CPU fetches instruction code from address 4n+2 or 4n+3 (n>=0). In Slow clock mode, the prefetch starts when CPU fetches it from address 4n+3(n>=0). If the prefetch is successful, CPU can fetch instructions without prefetch missing penalty. If the prefetch is failed due to JMP instruction, etc, IFC fetches instruction code again from correct address with prefetch missing penalty. CPU waits for finishing instruction re-fetch.

In protect level2,

- (1) The flash cannot be read after CPU fetches the instruction from outside of flash area.
- (2) The flash cannot be read after CPU accesses the data located 0x8000-0x8FFF, 0x9400-0x9FFF or 0xA400-0xFFFF(0x8000-0xFFFF except flash area) using MOVC instruction.
- (3) The flash cannot be read for OCD.

12.4.2 Flash programming

12.4.2.1. Mass Erase

The Mass Erase operation erases whole block of the data area. Main block erase mode (FMCTRL.FMCMD[3:0]=b'0111). After setting FMCTRL register, the Mass erase operation starts when setting FMEXE.FMEXE=1. During mass erasing, the FMEXE bit stays 1 to inform busy status, and will be cleared zero when the mass erase is finished. When finished, FMIF flag is set. If FMIE bit is set, interrupt request from FLASH memory is issued. FMIF should be cleared in the interrupt service routine.

The Main block erase mode operation can be executed in protecting level1.

Figure 12-3 shows mass erase operation sequence.




Figure 12-3 Mass erase operation sequence

12.4.2.2. Page Erase

The Page Erase operation erases a page of the main block. The erasing page can be selected by FMPAGE register. Main block page erase mode (FMCTRL.FMCMD[3:0]=b'0110). After setting FMCTRL register, the Page Erase operation starts when setting FMEXE.FMEXE=1. During page erasing, the FMEXE bit stays 1 to inform busy status, and will be cleared zero when the page erase is finished. When finished, FMIF flag is set. If FMIE bit is set, interrupt request from FLASH memory is issued. FMIF should be cleared in the interrupt service routine.

The Main block page erase mode operation can be executed in protecting level1.

Figure 12-4 shows page erase operation sequence.




Figure 12-4 Page erase operation sequence

12.4.2.3. Row Programming

The Row Programming operation writes program data to the specified address of Info/Main block area. The Row programming operation has two modes: Info block Row programming mode(FMCTRL.FMCMD[3:0]=b'1001) and Main block Row programming mode(FMCTRL.FMCMD[3:0]=b'0110). At first FMCTRL register should be set to Row programming operation mode. After that, to program FLASH, user should specify Page Address(FMPAGE register), Row Address(FMROW register) and Initial Column Address(FMCOL register) in advance. Then the Row programming operation becomes ready to start when setting FMEXE.FMEXE=1. The specified column address programming starts when FMPRD3 is written. The programmed data is the value of FMPRD0 to FMPRD3 when FMPRD3 is just written. During the word is programming, FMEXE bit stays 1 to inform busy status, and will be cleared zero when the word programming is finished or the current column address programming when FMEXE bit is set to b'0 is finished. When it is finished, FMIF flag is set. If FMIE bit is set, interrupt request from FLASH memory is issued. FMIF should be cleared in the interrupt service routine. FMCOL register is incremented by hardware. If user wants to program next column, prepare the next word data in FMPRD0 to FMPRD3 again.

The Info/Main block Row programming mode operation can be executed in protecting level1.

Figure 12-5 shows Page/Mass erase operation sequence.




Figure 12-5 Row program operation sequence

12.4.2.4. Row Data Read

The Row Data read operation reads program data from the specified address of Info/Main block area. The Row Data read operation has two modes: Info block Row read mode(FMCTRL.FMCMD[3:0]=b'1000) and Main block Row read mode(FMCTRL.FMCMD[3:0]=b'0100). At first FMCTRL register should be set to Info or Main Row read operation mode. After that, to read FLASH, user should specify Page Address (FMPAGE register), Row Address(FMROW register) and Initial Column Address(FMCOL register) in advance. The specified column address reading starts when setting FMEXE.FMEXE=1 or when FMPRD3 is read. The read data is held FMPRD0 to FMPRD3. During the word is reading, FMEXE bit stays 1 to inform busy status, and will be cleared zero when the word reading is finished or the current column address reading when FMEXE bit is set to b'0 is finished. When it is finished, FMIF flag is set. If FMIE bit is set, interrupt request from FLASH memory is issued. FMIF should be cleared in the interrupt service routine. FMCOL register is incremented by hardware. If user wants to read next lane column, read the next word data in FMPRD0 to FMPRD3 again. In Info block Row read mode, flash page address is always 4'h0, PAGE register is ignored. Moreover, MSB of flash row address is always 'b0, FMROW.ROW[2] is ignored.

The Info block and Main block Row data read mode operation can be executed only in protecting level 1. Figure 12-6 show row read operation sequence.




Figure 12-6 Row read operation sequence

12.4.2.5. Protecting Release

The Protecting Release operation re-configures the current protecting level. The Protecting Release operation is selected by FMCTRL.FMCMD[3:0]=b'1111. FMPRD0 to FMPRD3 register are for setting protecting code. The Protecting Release operation starts when FMEXE.FMEXE bit is set to b'1. When the current protecting level is level2, the next protecting level will be level1 if the value of FMPRD0 to FMPRD3 equal to protecting code which flash memory holds.

Figure 12-7 shows protecting release operation sequence.




Figure 12-7 Protecting release operation sequence

12.5 Flash protecting level control

The Flash protecting level controller (PLC) manages flash program/erase/read rights to save user program from the attackers. PLC has 2 protecting levels: Level1 or Level2.

- Protect Level 1: Inhibit Erase in Information Block Area.
- Protect Level 2: Available only normal operations for user. Note that OCD can not access to Flash. And User can not access to FLASH after fetching instructions from internal RAM.

Table 12-4 shows the functions which can be executed in each protect level.

erase Normal Op Main erase Main prog Main read Info prog. Info read (Main) Protect Level Mass After Program 0 1 0 0 0 After Mass erase (Main) When USER uses 0 OCD 2 × X After Instruction fetch from RAM

Table 12-4 Flash Protect Level

According to protecting release operation, the user can change protect level. For more details, please see 12.4.2.5.

12.6 Limitation of FLC

12.6.1 Going to low power mode

Note that if the LSI goes to low power mode, ten or more NOP instructions must be added after writing to LPCTRL register.

12.6.2 Row programming time

The Row programming time (during FMEXE=1) must be less than 4ms.

12.6.3 Protect function

Protect function is not guaranteed to operate as it is not tested. Please use Protect function after evaluating by a user.

13. TinyDSP

13.1 Overview

TinyDSP is a dedicated processing unit for calculation of digital filter. It is independent of CPU, thus CPU and TinyDSP can process each operation concurrently. The LSI integrates 2-sets of TinyDSP and they can simultaneously operate.

TinyDSP is based on 16bit fixed point calculation. User can configure its program sequence using simple instructions such as Multiply, Division, MAC (Multiply and Accumulate), Barrel-Shift, Move, Jump, min/max saturation etc. Each TinyDSP unit has 16 x 16bit Data Registers to store input / output data, coefficients and temporary data, 8 x 16bit Data Register to store constants, and also 1x 36bit Accumulator. The TinyDSP also supports hardware division to improve system performance.

The calculation sequence is initiated and controlled by writing Data Registers by CPU or DSAC. This scheme is fully configurable by user. For example, the DSAC can transfer data to TinyDSP by some events occurred in the LSI such as End of A/D Conversion, so the TinyDSP sequence can be triggered by internal hardware, that is fully independent of CPU operation.

When TinyDSP finishes its sequence, it can generate event trigger, for example, to the DSAC, and the DSAC can transfer result data from TinyDSP towards High-Resolution PWM as a PWM duty data. Therefore, in this whole scheme, all operation can be done without CPU.

Item Description Note 2 units / LSI **Unit Count** Operation 16bit Fixed Point Total 64 steps(shared by both units) **Program Memory** 16 x 16bit Data Register + 1 x 36bit Accumulator Data Memory 8 x16 bit Constant value Register Multiply, Division, MAC, Shift, Move, Jump, min/max Instructions saturation Hardware Divider Integrated Initiated and Controlled by Internal Events. Sequence Control **Event Output** Configurable Output at any sequence step. Performance 3Pole-2Zero IIR: 10cycles

Table 13-1 Feature of TinyDSP

13.2 Block Diagram




Figure 13-1 Block Diagram of TinyDSP

13.3 Resources

(1) R0-R15 (Register File)

Each unit has register file which contains 16 x 16bit general registers Rn. The Rn can be used as coefficient storage or internal memory (delay element for digital filter). R0-R7 can be accessed via SFR bus (CPU or DSAC), whereas R8-R15 can be accessed via CPU data bus. DSAC can reach to only R0-R7, so it is recommended that input value from A/D or output value to PWM duty should be assigned in R0-R7 to enable DSAC transfer.

The Register File is connected to input ports of MUL, DIV or MMX. Also, Register File receives data from ACC through Shifter.

(2) ACC (Accumulator)

Each unit has 1 x 36bit accumulator register (ACC) to store internal calculation results. The ACC receives calculation results from ALU, MUL, or DIV. The ACC can be accessed from CPU data bus. In the calculation in ACC, overflowed result will be saturated to positive maximum value or negative minimum value.

(3) MUL (Multiplier)

Each unit has 1 multiplier which can basically execute 16bit x 16bit \Rightarrow 32bit. The MUL receives data from R0-R15, and it outputs result to ALU or ACC.

(4) ALU (Arithmetic and Logical Unit)

Each unit has 1 arithmetic and logical unit ALU which can basically execute addition 36bit + 36bit → 36bit.

(5) Shifter (SFT)

Each unit has 1 shifter which has only right shift capability. The SFT receives 36bit data from ACC, and clips 16bits from the input, and output the 16bits to R0-R15. In the clipping operation (right shift), overflow might happen. In the case, saturated result will be generated. Also in the clipping (right shift), the result (LSB) is rounded to nearest.

(6) Divider (DIV)

Each unit has 1 divider which can process Rn(16bit-precision) / Rm(16bit-precision) → 16bit-precision * (1 / 16bit-precision) → 16bit-precision * 16bit-precision → Acc(32bit-precision). The algorithm is based on Newton-Raphson Method in which inverse number of Rm is derived first and Rn is multiplied to make final result. Internally, there is no dedicated hardware for DIV which means the DIV operation is actually processed by using internal other resources described above such as MUL, ALU, ACC, etc.

(7) MMX

Each unit has 1 MMX unit. The MMX receives data from R0-R15, and saturates source data in Rm to pre-defined minimum and maximum value, and stores it to same register Rm.

(8) Shared Memory

DSP needs a memory to hold instructions which configures processing sequence. 2DSP core units share one memory whose size is 16 bit x 64 words. This memory is called Shared memory. Each instruction length is 16 bit. Shared memory stores 64 step instructions in 2 DSP's total. Shared memory holds not only instructions but also constant values for LDR function.

(9) CVR (C0-C7)

Each DSP unit has registers which contain 16 bit x 8 words Constant value register Cn. It can be used in MUL, MAC, and DIV instructions, if the CVR function is enabled. Details are described in 13.8.1

(10) LDR

R15 register can be used as window to read constant data stored in Shared Memory, if LDR function is enabled. Details are described in 13.8.2.

13.4 Instructions

Instructions for DSP are shown in Table13-3. User should configure program memory by storing these instructions in advance. Note that all instructions except MMX have capability for Trigger Wait and Event Output.

13.4.1 Instruction Format

DSP Instruction constitutes it as following field.

MD6602

(1) TRIG-WAIT

This TRIG-WAIT field is used for waiting the trigger. Set"1": Trigger wait, "0": No trigger wait.

(2) TRIG-WHAT

Trigger selection field which selection selects the DSP register R0-R7 of the trigger sources shown below.

Table 13-2 TRIG-WHAT bit

Register	Bit14	Bit13	Bit12
R0	0	0	0
R1	0	0	1
R2	0	1	0
R3	0	1	1
R4	1	0	0
R5	1	0	1
R6	1	1	0
R7	1	1	1

(3) EVENT

The Event output is controlled by setting "1" in this EVENT field. If Event field is "0", No Event output.

(4) OPCODE

This field shows DSP OPCODE which are eight codes. Detail description is shown at 13.4.2.

(5) FIELD A/B

These two fields are operated fields for Instruction Rn,Rm: R0~R15, #n: The number of the shift bits.

Table 13-3 Instructions

Instruction Format											
	MSB(bit15) LSB					LSB(bit0)			Instruction	Operation	Exec
TRIG_ WAIT	TRIG_ WHAT	EVE NT	OI	PCOI	DE		FIELD FIELD A B			op.	Cycle
0	001	0	0	0	0	Rr	n	don't care	0x0 MMX	$If(Rm > MAX) Rm \leftarrow MAX;$ Else if (Rm < MIN) $Rm \leftarrow MIN;$	1
T	WHAT	Е				don't don't care			0x0 NOP	No Operation	1
						0	ne	ext PC	0x1 JMP	Jump	1
Т	WHAT	Е	0	0	1	1	Lo	adAddr	0x1 LDD	R15← SharedMemory[LoadAddr] LDA=LoadAddr + 1	1
T	WHAT	Е	0	1	0	Rr	n	Rn	0x2 MUL	ACC←Rn x Rm	1
T	WHAT	Е	0	1	1	Rr	n	Rn	0x3 MAC	ACC←ACC + Rn x Rm	1
T	WHAT	Е	1	0	0	Rı	n	Rn	0x4 DIV	ACC←Rn / Rm	8
T	WHAT	Е	1	0	1	Rı	n	#n	0x5 LSF	ACC←Rm << #n	1
T	WHAT	Е	1	1	0	Rı	n	#n	0x6 RSF	Rm←ACC>>#n	1
T	WHAT	Е	1	1	1	Rı	n	Rn	0x7 MVC	Chain Move (delay element) Rm←Rm-1←←Rn+1←Rn Initial Rm is destroyed. Rn is kept same value	1

13.4.2 Instruction Set

(1) **0x0**

I. MMX

The MMX instruction saturates Rm to min and max. If Rm is larger than max, max is stored to Rm of register file. If Rm is smaller than min, min is stored. MMX has not capability for Trigger Wait and Event Output. This instruction is distinguished from NOP if both TRIG_WAIT and EVENT are set 0, and TRIG_WHAT is set 001.

II. NOP

No operation. Only PC is incremented. This instruction is distinguished from MMX unless both TRIG_WAIT and EVENT are set 0, and TRIG_WHAT is set 001

(2) **0x1**

I. JMP

Jump to specified PC position (7bit, but its MSB is ignored). This instruction is executed if bit7 of the code is set to 0 or LDR function is disabled.

II. LDD

When the LDD instruction is executed, DSP reads data from Shared memory and stores it to R15. LDD's source address is bit6-0 of the code (but its MSB is ignored). This instruction is distinguished from JMP when bit7 is set 1 and LDR function is enabled. This instruction's' detail is described in 13.8.2.

(3) 0x2 MUL

Rn(16bit) and Rm(16bit) are multiplied and the result is stored in lower 32bits of ACC. Higher 4bits of ACC will be same as signed bit of the multiplied result.

(4) 0x3 MAC

Rn(16bit) and Rm(16bit) are multiplied and the 36bit result (32bit with 4-bit sign extended) is accumulated onto

MD6602

ACC as 36bit value. In the accumulation (addition), overflow towards positive will be saturated to 0x7_FFFF_FFFF and overflow towards negative will be saturated to 0x8_0000_0000.

(5) 0x4 DIV

First of all, the instruction approximately derives inverse number of Rm(16bit) and internally generate the result as 16bit precision value. Finally, the result (16bit precision) is multiplied by Rn(16bit) and generate 32bit precision value in ACC. Higher 4bits of ACC will be sign extended field. DIV has two calculation modes. One is normal mode, and the other is high precision mode. DIV's calculation mode is configured by DSPCTRL2.HPDIV. High precision mode improves the precision of results particularly when divisor Rm is large. Both modes take 8 cycles to execute.

Regarding decimal point, it resides only in programmer's thought. If its position of source value Rm is supposed between bit 0 and bit -1 (this means the Rm is integer value), decimal point of inverse number of Rm (1/Rm) is located between bit 15 (sign bit) and bit14. And if decimal point of Rn is also located between bit0 and bit -1 (it is integer), final result in ACC has decimal point located between bit15 and bit14. User can take any 16bit field in ACC and store it in Register File by using RSF instruction.

Only the DIV is multi-cycle instruction.

(6) 0x5 LSF

Rm is shifted left by n-bits and the value is stored to ACC. The left shifting is implemented by using multiplier (MUL) in the data path. Higher ACC field will be buried by sign extended value. Lower ACC field will be buried by zero.

(7) 0x6 RSF

ACC (36bit) is shifted right by n-bits and the value is stored to Register File Rm. This means that RSF instruction receives 36bit data from ACC, and clips 16bits from the input, and output the 16bits to Rm. In the clipping operation (right shift), overflow might happen. In the case, saturated result will be generated. Also in the clipping (right shift), the result (LSB) is rounded to nearest.

(8) **0x7 MVC**

The MVC moves data in Register File like as chain-manner to implement delay element for digital filter. Targets of chain move are contiguous numbered register file. According to instruction field (m and n), Rm receives data from Rm-1, and Rm-1 receives from Rm-2, and so on. Also Rn+2 receives data from Rn+1, and Rn+1 receives from Rn. Initial value of Rm will be destroyed. And data in Rn will be kept.

If user specifies m<=n, this instruction will operate as same as NOP.

13.5 Operation

- (1) In advance, user should configure the TinyDSP as follows
 - Set program sequence in Shared Memory.
 - Set initial value of R0-R15 and C0-C7. (eg. Coefficients or Delay Elements for digital filter)
- (2) Enable the DSP by setting DSPE bit in DSPxCTRL register. Initial value of Program Counter (PC) of instruction sequence can be set by user in advance, but usually program sequence starts from PC=0x0.
- (3) DSP instruction sequence starts. But, if TRIG_WAIT flag in instruction is set, the instruction stops before its execution, and waits for a trigger. The trigger occurs when an Rn (selected from R0-R7 specified by TRIG_WHAT field in the instruction) is updated (written a value). Once the trigger is detected, the instruction executes its operation, and then goes to next PC address.
- (4) The triggers for resuming instruction are shown in the description of DSPxTRG register (refer to 13.9). For example, suppose that an instruction is waiting for updating R3 by CPU or DSAC, which means TRIG_WAIT=1 and TRIG_WHAT=3 in the instruction field as shown in Table 13-2.
- (5) If SET_R3 bit in DSPxTRG register is zero(case1), the instruction is suspended before its execution, and once CPU or DSAC write a new value to R3, SET_R3 bit is automatically set, and the instruction resumes its execution. At this time, SET_R3 bit is automatically cleared. If SET R3 bit was set when CPU or DSAC updated R3 value before the instruction (Case2), the instruction resumes its execution at once and SET_R3 bit is cleared. Note that CPU does not need to access DSPxTRG register during DSP operation, but for debugging capability or for re-initialization, this register can be accessed by CPU (Read or Write forcibly).




Figure 13-2 Trigger Operation of Instruction Sequence

- (6) During DSP instruction sequence, its PC reaches last address (0x3F), the PC rewinds to 0x0 and DSP continues instruction sequence.
- (7) An instruction with EVENT flag =1 is finished its operation, DSP interrupt flag (DSPIF bit in DSPxCTRL register) is set to 1. Also internal event pulse is generated toward other modules. If DSPIE bit in DSPxCTRL register is set, interrupt signal is asserted towards INTC (Interrupt Controller).
- (8) If Saturation is occurred during instruction operation, DSP_SA (for ALU) or DSP_SS (for Shifter) in DSPxCTRL register are set to 1 and inform CPU to such situation. Only the "Occurrence" is informed. Each flag can be cleared by CPU.
- (9) If DSP_DBG bit in DSPxDBG register is set, the DSP unit enters in debug mode. In debug mode, DSP executes program sequence only step by step. The initiation for step execution is done only by setting DSP_STP bit. Note that if DSP_DBG and DSP_STP are set at same time, step execution is not processed. The step execution is done by setting DSP_STP during DSP_DBG=1. Even if the TRIG_WAIT flag in instruction has been set, this step operation forces to execute the instruction. If PC designates last address, the step operation rewinds PC to 0 and repeat from first address.
- (10) Regarding Register or Storage resources which can be accessed by both CPU/DSAC and DSP itself, if CPU/DSAC and DSP access same resource at same time (access contention), CPU/DSAC has higher priority than DSP. In the case, DSP internally stalls its operation.

DSP Registers belong to the Register File are assigned in SFR area(R0-R7) and XBUS area(R8-R15), and their data width are 16bit. However, pair of Low Side (LSB Side) register and High Side (MSB Side) register for 16bit value are assigned on SAME address. In order to take the 16bit-write access, 1st writing on the address reaches to Temporary Register for Low Side and 2nd writing reaches to High Side. At this 2nd access, Temporary and High Side data are transferred to both Low Side and High Side registers. In read access, 1st access gets Low Side data to the bus and High Side data reaches to temporary register, and then 2nd read access receives High Side data from temporary register. The LSB/MSB Side is selected by CPU/DSAC access counter. When CPU reads from R0-15, CPU counter is incremented. If DSPnRST.CPUACCLA bit is set to 1'b1, Both the CPU SFR BUS access counter and the CPU XBUS access counter are cleared. After that, the LSB Side can be read by CPU. When DSAC reads from R0-R7 register, DSAC counter is incremented. If DSPnRST.DSACACCLA bit is set to 1'b1, the DSAC access counter is cleared. After that, the LSB Side can be read by DSAC. DSAC can directly read/write 16bit data to registers which is assigned in SFR. How to configure is shown in Section 11.

Regarding the rest of register of each peripheral assigned in XBUS area(DSPPRG*), each Low Side (LSB Side) register and High Side (MSB Side) register for 16bit value is assigned independent contiguous address. The Low Side is on lower address, the High Side is on higher address, which follows Little-Endian manner.




Figure 13-3 Rn Register Access

13.6 Event Outputs

Each TinyDSP can issue 2-event outputs (event0, event1) towards DSAC.

TinyDSP0 Event 0 TinyDSP0 Event 1 TinyDSP1 Event 0 TinyDSP1 Event 1

The event output can be controlled by E-field in each instruction code. Following shows how to select from event0 or event1.

```
If E==1 and WHAT != 7, then output Event0.

If E==1 and WHAT == 7, then output Event1.
```

[Note]

- (1) If T==1 in addition to above, still the DSP will wait for writing to R7.
- (2) If T==1 and E==1, the instruction will wait for register writing, and after its restart, event output should be output.
- (3) If TinyDSPx outputs event0 or event1, the DSPIF (interrupt) flag in DSPxCTRL register is set.

13.7 Shared Memory

Shared memory has only 64step storage size as shown in Figure 13-4.

	MSB (bit15)		LSB (bit 0)	
Address (PC) (DSPx_PRG_ADDR)	Shared Memory to store Instructions (16bit width), or Coefficient for LDR(16bit width) (assigned as register located in CPU data area)			
0x0~3F	DSPx_PRG_H	DSPx_PRG_L		

Figure 13-4 Shared Memory

13.8 Function for coefficient

DSP holds coefficients in among R0-15, C0-C7 and Shared memory. The Function of holding coefficients in C0-C7 is called "CVR", and the one in Shared Memory is called "LDR".

13.8.1 CVR

While bit field B in instruction code indicates Rn in normal mode, it indicates Cn in CVR mode. To enable CVR mode, user needs to configure DSPnCTRL2.CNSTSEL bit and DSPnCNSTEN register. Moreover, user can configure indexing of field B from Rn or Cn. CVR function operates in executing MUL, MAC or DIV instructions.

If DSPnCTRL2.CNSTSEL = 0 and bit field B is 0-7, R0-R7 is selected.

If DSPnCTRL2.CNSTSEL = 0 and bit field B is 8-15, either R8-R15 or C0-C7 is respectively selected according to 8bits DSPnCNSTEN register. For example, if DSPnCNSTEN is 0x01, bit field B with 1000 indexes C0.

If DSPnCTRL2.CNSTSEL = 1 and bit field B is 8-15, R8-R15 is selected.

If DSPnCTRL2.CNSTSEL = 1 and bit field B is 0-7, either R0-R7 or C0-C7 is respectively selected according to 8bits DSPnCNSTEN register. For example, if DSPnCNSTEN is 0x01, bit field B with 0000 indexes C0.

13.8.2 LDR

In LDR mode (DSPnCTRL2.LDEN =1), MUL, MAC and DIV instructions can refer constant data in Shared Memory. In this mode, it is recommended to use LDD instruction first to initialize function of LDR.

The LDD instruction loads Shared Memory data at address indicated by LoadAddr field to R15, and also LoadAddr+1 value is loaded in DSPnLDA register.

As for the MUL, MAC and DIV instructions, if the field B of instruction code is 1111 (R15), each instruction uses its source data stored in R15, After the execution of each instruction, Shared Memory data stored at address indicated by DSPnLDA is loaded into R15, then DSPnLDA is incremented by one.

Above operations are shown in Figure 13-5 and Figure 13-6.

On LDD executing

After LDD executing




Figure 13-5 Block Diagram for LDD instruction




Figure 13-6 Block Diagram for LDR function.

13.8.3 Priority between two functions

LDR function has higher priority than CVR priority has. If both LDR and CVR are enabled toward R15 at same time, only LDR function is operated on R15.

13.9 Example of Application

Implementation of typical digital filer application is shown in Figure 13-7 and Figure 13-8. In Figure 13-8, application's example is the same as Figure 13-7, but LDR function is performed only in Figure 13-8.




Figure 13-7 Example Application




Figure 13-8 Example application (LDR performing)

13.10 Register Description

Table 13-4 XBUS Registers

Symbol	Name	Address	Initial value
DSP0CTRL	DSP0 Control Register	0xF780	0x00
DSP0EXEC	DSP0 Execution Register	0xF781	0x00
DSP0TRG	DSP0 Execution Trigger Status	0xF782	0x00
DSP0RST	DSP0 Access Counter Clear Register	0xF783	0x00
DSP0DBG	DSP0 Debug Register	0xF784	0x00
DSP0CTRL2	DSP0 Control 2 Register	0xF785	0x00
DSP0CNSTEN	DSP0 CVR enable Register	0xF786	0x00
DSP0_R8_L	DSP0 R8 LSB Side	0xF788	0x00
DSP0_R8_H	DSP0 R8 MSB Side	0xF788	0x00

Symbol	Name	Address	Initial value
DSP0_R9_L	DSP0 R9 LSB Side	0xF789	0x00
DSP0_R9_H	DSP0 R9 MSB Side	0xF789	0x00
DSP0_R10_L	DSP0 R10 LSB Side	0xF78A	0x00
DSP0_R10_H	DSP0 R10 MSB Side	0xF78A	0x00
DSP0_R11_L	DSP0 R11 LSB Side	0xF78B	0x00
DSP0_R11_H	DSP0 R11 MSB Side	0xF78B	0x00
DSP0_R12_L	DSP0 R12 LSB Side	0xF78C	0x00
DSP0_R12_H	DSP0 R12 MSB Side	0xF78C	0x00
DSP0_R13_L	DSP0 R13 LSB Side	0xF78D	0x00
DSP0_R13_H	DSP0 R13 MSB Side	0xF78D	0x00
DSP0_R14_L	DSP0 R14 LSB Side	0xF78E	0x00
DSP0_R14_H	DSP0 R14 MSB Side	0xF78E	0x00
DSP0_R15_L	DSP0 R15 LSB Side	0xF78F	0x00
DSP0_R15_H	DSP0 R15 MSB Side	0xF78F	0x00
DSP0_ACC_0	DSP0 ACC[7:0]	0xF790	0x00
DSP0_ACC_1	DSP0 ACC[15:8]	0xF791	0x00
DSP0_ACC_2	DSP0 ACC[23:15]	0xF792	0x00
DSP0_ACC_3	DSP0 ACC[31:24]	0xF793	0x00
DSP0_ACC_4	DSP0 ACC[36:32]	0xF794	0x00
DSP0_C0_L	DSP0 C0 LSB Side	0xF798	0x00
DSP0_C0_H	DSP0 C0 MSB Side	0xF798	0x00
DSP0_C1_L	DSP0 C1 LSB Side	0xF799	0x00
DSP0_C1_H	DSP0 C1 MSB Side	0xF799	0x00
DSP0_C2_L	DSP0 C2 LSB Side	0xF79A	0x00
DSP0_C2_H	DSP0 C2 MSB Side	0xF79A	0x00
DSP0_C3_L	DSP0 C3 LSB Side	0xF79B	0x00
DSP0_C3_H	DSP0 C3 MSB Side	0xF79B	0x00
DSP0_C4_L	DSP0 C4 LSB Side	0xF79C	0x00
DSP0_C4_H	DSP0 C4 MSB Side	0xF79C	0x00
DSP0_C5_L	DSP0 C5 LSB Side	0xF79D	0x00
DSP0_C5_H	DSP0 C5 MSB Side	0xF79D	0x00
DSP0_C6_L	DSP0 C6 LSB Side	0xF79E	0x00
DSP0_C6_H	DSP0 C6 MSB Side	0xF79E	0x00
DSP0_C7_L	DSP0 C7 LSB Side	0xF79F	0x00
DSP0_C7_H	DSP0 C7 MSB Side	0xF79F	0x00
DSP0_PRG_DATL	DSP0 Program Memory LSB Side	0xF7A0	0x00
DSP0_PRG_DATH	DSP0 Program Memory MSB Side	0xF7A1	0x00
DSP0_PRG_ADR	DSP0 Program Memory Address	0xF7A2	0x00

Symbol	Name	Address	Initial value
DSP0LDA	DSP0 LDR Load Address Register	0xF7A3	0x00
DSP0MAXL	DSP0 Maximum Value Register	0xF7A8	0x00
DSP0MAXH	DSP0 Maximum Value Register	0xF7A8	0x00
DSP0MINL	DSP0 Minimum Value Register	0xF7A9	0x00
DSP0MINH	DSP0 Minimum Value Register	0xF7A9	0x00
DSP1CTRL	DSP1 Control Register	0xF800	0x00
DSP1EXEC	DSP1 Execution Register	0xF801	0x00
DSP1TRG	DSP1 Execution Trigger Status	0xF802	0x00
DSP1RST	DSP1 Access Counter Clear Register	0xF803	0x00
DSP1DBG	DSP1 Debug Register	0xF804	0x00
DSP1CTRL2	DSP1 Control 2 Register	0xF805	0x00
DSP1CNSTEN	DSP1 CVR enable Register	0xF806	0x00
DSP1_R8_L	DSP1 R8 LSB Side	0xF808	0x00
DSP1_R8_H	DSP1 R8 MSB Side	0xF808	0x00
DSP1_R9_L	DSP1 R9 LSB Side	0xF809	0x00
DSP1_R9_H	DSP1 R9 MSB Side	0xF809	0x00
DSP1_R10_L	DSP1 R10 LSB Side	0xF80A	0x00
DSP1_R10_H	DSP1 R10 MSB Side	0xF80A	0x00
DSP1_R11_L	DSP1 R11 LSB Side	0xF80B	0x00
DSP1_R11_H	DSP1 R11 MSB Side	0xF80B	0x00
DSP1_R12_L	DSP1 R12 LSB Side	0xF80C	0x00
DSP1_R12_H	DSP1 R12 MSB Side	0xF80C	0x00
DSP1_R13_L	DSP1 R13 LSB Side	0xF80D	0x00
DSP1_R13_H	DSP1 R13 MSB Side	0xF80D	0x00
DSP1_R14_L	DSP1 R14 LSB Side	0xF80E	0x00
DSP1_R14_H	DSP1 R14 MSB Side	0xF80E	0x00
DSP1_R15_L	DSP1 R15 LSB Side	0xF80F	0x00
DSP1_R15_H	DSP1 R15 MSB Side	0xF80F	0x00
DSP1_ACC_0	DSP1 ACC[7:0]	0xF810	0x00
DSP1_ACC_1	DSP1 ACC[15:8]	0xF811	0x00
DSP1_ACC_2	DSP1 ACC[23:15]	0xF812	0x00
DSP1_ACC_3	DSP1 ACC[31:24]	0xF813	0x00
DSP1_ACC_4	DSP1 ACC[36:32]	0xF814	0x00
DSP1_C0_L	DSP1 C0 LSB Side	0xF818	0x00
DSP1_C0_H	DSP1 C0 MSB Side	0xF818	0x00
DSP1_C1_L	DSP1 C1 LSB Side	0xF819	0x00
DSP1_C1_H	DSP1 C1 MSB Side	0xF819	0x00
DSP1_C2_L	DSP1 C2 LSB Side	0xF81A	0x00

MD6602

Symbol	Name	Address	Initial value
DSP1_C2_H	DSP1 C2 MSB Side	0xF81A	0x00
DSP1_C3_L	DSP1 C3 LSB Side	0xF81B	0x00
DSP1_C3_H	DSP1 C3 MSB Side	0xF81B	0x00
DSP1_C4_L	DSP1 C4 LSB Side	0xF81C	0x00
DSP1_C4_H	DSP1 C4 MSB Side	0xF81C	0x00
DSP1_C5_L	DSP1 C5 LSB Side	0xF81D	0x00
DSP1_C5_H	DSP1 C5 MSB Side	0xF81D	0x00
DSP1_C6_L	DSP1 C6 LSB Side	0xF81E	0x00
DSP1_C6_H	DSP1 C6 MSB Side	0xF81E	0x00
DSP1_C7_L	DSP1 C7 LSB Side	0xF81F	0x00
DSP1_C7_H	DSP1 C7 MSB Side	0xF81F	0x00
DSP1_PRG_DATL	DSP1 Program Memory LSB Side	0xF820	0x00
DSP1_PRG_DATH	DSP1 Program Memory MSB Side	0xF821	0x00
DSP1_PRG_ADR	DSP1 Program Memory Address	0xF822	0x00
DSP1LDA	DSP1 LDR Load Address Register	0xF823	0x00
DSP1MAXL	DSP1 Maximum Value Register	0xF828	0x00
DSP1MAXH	DSP1 Maximum Value Register	0xF828	0x00
DSP1MINL	DSP1 Minimum Value Register	0xF829	0x00
DSP1MINH	DSP1 Minimum Value Register	0xF829	0x00

Table 13-5 SFR

Symbol	Name	Address	Initial value
DSP0_R0_L	DSP0 R0 LSB Side	0xC4	0x00
DSP0_R0_H	DSP0 R0 MSB Side	0xC4	0x00
DSP0_R1_L	DSP0 R1 LSB Side	0xC5	0x00
DSP0_R1_H	DSP0 R1 MSB Side	0xC5	0x00
DSP0_R2_L	DSP0 R2 LSB Side	0xC6	0x00
DSP0_R2_H	DSP0 R2 MSB Side	0xC6	0x00
DSP0_R3_L	DSP0 R3 LSB Side	0xC7	0x00
DSP0_R3_H	DSP0 R3 MSB Side	0xC7	0x00
DSP0_R4_L	DSP0 R4 LSB Side	0xCC	0x00
DSP0_R4_H	DSP0 R4 MSB Side	0xCC	0x00
DSP0_R5_L	DSP0 R5 LSB Side	0xCD	0x00
DSP0_R5_H	DSP0 R5 MSB Side	0xCD	0x00
DSP0_R6_L	DSP0 R6 LSB Side	0xCE	0x00
DSP0_R6_H	DSP0 R6 MSB Side	0xCE	0x00
DSP0_R7_L	DSP0 R7 LSB Side	0xCF	0x00
DSP0_R7_H	DSP0 R7 MSB Side	0xCF	0x00
DSP1_R0_L	DSP1 R0 LSB Side	0xD4	0x00
DSP1_R0_H	DSP1 R0 MSB Side	0xD4	0x00
DSP1_R1_L	DSP1 R1 LSB Side	0xD5	0x00
DSP1_R1_H	DSP1 R1 MSB Side	0xD5	0x00
DSP1_R2_L	DSP1 R2 LSB Side	0xD6	0x00
DSP1_R2_H	DSP1 R2 MSB Side	0xD6	0x00
DSP1_R3_L	DSP1 R3 LSB Side	0xD7	0x00
DSP1_R3_H	DSP1 R3 MSB Side	0xD7	0x00
DSP1_R4_L	DSP1 R4 LSB Side	0xDC	0x00
DSP1_R4_H	DSP1 R4 MSB Side	0xDC	0x00
DSP1_R5_L	DSP1 R5 LSB Side	0xDD	0x00
DSP1_R5_H	DSP1 R5 MSB Side	0xDD	0x00
DSP1_R6_L	DSP1 R6 LSB Side	0xDE	0x00
DSP1_R6_H	DSP1 R6 MSB Side	0xDE	0x00
DSP1_R7_L	DSP1 R7 LSB Side	0xDF	0x00
DSP1_R7_H	DSP1 R7 MSB Side	0xDF	0x00

13.10.1 DSPn Control Register (DSPnCTRL) (n=0-1)

Danie	Register -		TRL	DSP0 Cor	ntrol Register	Address	0xF780		
Regist	er	DSP1C	TRL	DSP1 Cor	ntrol Register	Address	0xF800		
Bit	Bit N	ame	R/W	Initial	Description		Note		
7	DSPE		R/W	0	Enable DSP 0: Disable DSP 1: Enable DSP Even if DSP is disabled, all reginancessed, but start condition (eletc.) for DSP sequence is ignored DSP waits for initiation trigger (where the sequence) is interested by the sequence is ignored b	vent trigger ed. Enabled			
6	DSPIE		R/W	0	Enable DSP Interrupt 0: Disable DSP Interrupt 1: Enable DSP Interrupt				
5	reserved R		R	0	Read value is 0. Write only 0.	ead value is 0. Write only 0.			
4	reserv	ved	R	0	Read value is 0. Write only 0.				
3	reserv	ved	R	0	Read value is 0. Write only 0.				
2	DSP_SS		R/C	0	Saturation Detected in Shifter Read 0: Not detected Read 1: Detected Write 0: No effect Write 1: Clear this flag				
1	DSP_SA R/0		R/C	0	Saturation Detected in ALU Read 0: Not detected Read 1: Detected Write 0: No effect Write 1: Clear this flag				
0	DSPIF R/C		R/C	0	DSP Interrupt Flag (Event Output) Read 0: No request Read 1: Interrupt Event Occurred Write 0: No effect Write 1: Clear this flag If event condition is met, event ou generated even if DSPIE=0.		Before mask: independe nt from DSPIE bit		

13.10.2 DSPn Execution Register (DSPnEXEC) (n=0-1)

Register		DSP0E	DSP0EXEC		DSP0 Execution Register		0xF781
		DSP1E	XEC	DSP1 Exe	DSP1 Execution Register Adda		0xF801
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserved R 0 Rea		Read value is 0. Write only 0.				
6	reserved R		R	0	Read value is 0. Write only 0.		
5	DSP_	PC5	R/W	0			
4	DSP_	PC4	R/W	0	DSP Program Counter PC (6bit)		
3	DSP_	PC3	R/W	0	PC designates instruction posi		
2	DSP_	PC2	R/W	0	executed next. CPU can forcibly PC by writing PC anytime.		
1	DSP_	PC1	R/W	0			

MD6602

Pagistar	or.	DSP0E	XEC	DSP0 Exe	OSP0 Execution Register		0xF781
Register		DSP1EXEC DSP1 Exec		DSP1 Exe	ecution Register	Address	0xF801
Bit	Bit N	ame	R/W Initial Description			Note	
0	DSP_	PC0	R/W	0			

13.10.3 DSPn Debug Register (DSPnDBG)

Register DSP0DBG DSP1DBG		DSP0D	BG	DSP0 Del	oug Register	A 11	0xF784
		BG	DSP1 Del	oug Register	Address	0xF804	
Bit	Bit N	ame	R/W	Initial	Description		Note
6	DSP_	_DBG _STP	R/W	0	Debug Mode 0: Normal Mode 1: Debug Mode In debug mode, DSP execute sequence only step by step. The istep execution is done only DSP_STP bit. Stop Execution Read value is always 0. Write 0: No effect Write 1: If DSP_DBG=1, execute sequence in step by step. No DSP_DGB and DSP_STP are stime, step execution is not process execution is done by setting DSP_DSP_DBG=1. Even if the TRIG in instruction has been set, this steforces to execute its instruction designates last address, this sterewinds PC to 0 and repeat from fit	nitiation for by setting atte program on the that if set at same ed. The step STP during WAIT flag ep operation on. If PC p operation	
5-0	reser	ved	R	0	Read value is 0. Write only 0.	ist addition.	

13.10.4 DSPn Rx LSB Side (DSPn_Rx_L) (n=0-1, x=0-7)

		DSP0_1	PO I	DSD0 D0	LSB Side	Address	0xC4
						Address	
			DSP0_R1_L		DSP0 R1 LSB Side		0xC5
		DSP0_	DSP0_R2_L		LSB Side	Address	0xC6
			R3_L	DSP0 R3	LSB Side	Address	0xC7
		DSP0_	R4_L	DSP0 R4	LSB Side	Address	0xCC
		DSP0_	R5_L	DSP0 R5	LSB Side	Address	0xCD
		DSP0_	R6_L	DSP0 R6	LSB Side	Address	0xCE
Regist	or	DSP0_	R7_L	DSP0 R7	LSB Side	Address	0xCF
Regist	ei	DSP1_	R0_L	DSP1 R0	LSB Side	Address	0xD4
		DSP1_	R1_L	DSP1 R1	LSB Side	Address	0xD5
		DSP1_	R2_L	DSP1 R2	LSB Side	Address	0xD6
		DSP1_R3_L		DSP1 R3 LSB Side		Address	0xD7
		DSP1_R4_L		DSP1 R4	LSB Side	Address	0xDC
		DSP1_R5_L		DSP1 R5	DSP1 R5 LSB Side		0xDD
		DSP1_R6_L		DSP1 R6	LSB Side	Address	0xDE
		DSP1_	R7_L	DSP1 R7	LSB Side	Address	0xDF
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DSP_	REG7	R/W	0	DSP Register File Low Side D)ata	
6	DSP_	REG6	R/W	0	Each R0-R7 is assigned in SF	R area.	
5	DSP_	REG5	R/W	0	This register can access Low each Rn (1 st access).	Side data of	
4	DSP_	REG4	R/W	0	tacii Kii (1 access).		
3	DSP_	REG3	R/W	0			
2	DSP_REG2 R/V		R/W	0			
1	DSP_	REG1	R/W	0			
0	DSP_	REG0	R/W	0			

13.10.5 DSPn Rx MSB Side (DSPn_Rx_H) (n=0-1,x=0-7)

Regist	er	DSP0_1	R0_H	DSP0 R0	MSB Side	Address	0xC4
Regist	er	DSP0_1	R1_H	DSP0 R1	MSB Side	Address	0xC5
Regist	er	DSP0_1	R2_H	DSP0 R2 MSB Side		Address	0xC6
Regist	er	DSP0_1	R3_H	DSP0 R3	MSB Side	Address	0xC7
Regist	er	DSP0_1	DSP0_R4_H		MSB Side	Address	0xCC
Regist	er	DSP0_R5_H		DSP0 R5	MSB Side	Address	0xCD
Regist	er	DSP0_R6_H		DSP0 R6	MSB Side	Address	0xCE
Regist	er	DSP0_R7_H		DSP0 R7	MSB Side	Address	0xCF
Regist	er	DSP1_R0_H		DSP1 R0	MSB Side	Address	0xD4
Regist	er	DSP1_R1_H		DSP1 R1	MSB Side	Address	0xD5
Regist	er	DSP1_R2_H		DSP1 R2	MSB Side	Address	0xD6
Regist	er	DSP1_R3_H		DSP1 R3 MSB Side		Address	0xD7
Regist	er	DSP1_	R4_H	DSP1 R4 MSB Side		Address	0xDC
Regist	er	DSP1_	R5_H	DSP1 R5 MSB Side		Address	0xDD
Regist	er	DSP1_1	R6_H	DSP1 R6	MSB Side	Address	0xDE
Regist	er	DSP1_	R7_H	DSP1 R7	MSB Side	Address	0xDF
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DSP_	REG7	R/W	0	DSP Register File High Side I	Data	
6	DSP_	REG6	R/W	0	Each R0-R7 is assigned in SF.		
5	DSP_	REG5	R/W	0	This register can access High each Rn (2 nd access).	h Side data of	
4	DSP_	REG4	R/W	0	tacii Kii (2 access).		
3	DSP_	REG3 R/W		0			
2	DSP_	_REG2 R/W		0			
1	DSP_	REG1	R/W	0			
0	DSP_	REG0	R/W	0			

13.10.6 DSPn Rx LSB Side (DSPn_Rx_L) (n=0-1,x=8-15)

	DSP0_F		R8_L	DSP0 R8	LSB Side	Address	0xF788
		DSP0_R	R9_L	DSP0 R9	LSB Side	Address	0xF789
		DSP0_R10_L		DSP0 R1	0 LSB Side	Address	0xF78A
		DSP0_R	R11_L	DSP0 R1	1 LSB Side	Address	0xF78B
		DSP0_R	R12_L	DSP0 R1	2 LSB Side	Address	0xF78C
		DSP0_R	R13_L	DSP0 R1	3 LSB Side	Address	0xF78D
		DSP0_R	R14_L	DSP0 R1	4 LSB Side	Address	0xF78E
Regist	or	DSP0_F	R15_L	DSP0 R1	5 LSB Side	Address	0xF78F
Regist	CI	DSP1_F	R8_L	DSP1 R8	LSB Side	Address	0xF808
		DSP1_F	R9_L	DSP1 R9	LSB Side	Address	0xF809
		DSP1_F	R10_L	DSP1 R1	0 LSB Side	Address	0xF80A
		DSP1_R11_L		DSP1 R11 LSB Side Ad		Address	0xF80B
		DSP1_R12_L		DSP1 R1	2 LSB Side	Address	0xF80C
		DSP1_R13_L		DSP1 R1	3 LSB Side	Address	0xF80D
		DSP1_F	DSP1_R14_L		4 LSB Side	Address	0xF80E
		DSP1_R15_L		DSP1 R15 LSB Side		Address	0xF80F
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DSP_	REG7	R/W	0	DSP Register File Low Side Data		
6	DSP_	REG6	R/W	0	Each R8-R15 is assigned in XBUS		
5	DSP_	REG5	R/W	0	This register can access Low Side Rn (1 st access).	data of each	
4	DSP_	REG4	R/W	0	1 (1 400000).		
3	DSP_	REG3	R/W	0			
2	2 DSP_REG2		R/W	0			
1	DSP_REG1		R/W	0			
0	DSP_	REG0	R/W	0			

13.10.7 DSPn Rx MSB Side (DSPn_Rx_H) (n=0-1,x=8-15)

Regist	ter	DSP0_F	R8_H	DSP0 R8	MSB Side	Address	0xF788
		DSP0_F	R9_H	DSP0 R9	MSB Side	Address	0xF789
		DSP0_F	R10_H	DSP0 R1	0 MSB Side	Address	0xF78A
		DSP0_F	R11_H	DSP0 R1	1 MSB Side	Address	0xF78B
		DSP0_F	R12_H	DSP0 R1	2 MSB Side	Address	0xF78C
		DSP0_F	R13_H	DSP0 R1	3 MSB Side	Address	0xF78D
		DSP0_F	R14_H	DSP0 R1	4 MSB Side	Address	0xF78E
		DSP0_F	R15_H	DSP0 R1	5 MSB Side	Address	0xF78F
		DSP1_F	R8_H	DSP1 R8	MSB Side	Address	0xF808
		DSP1_F	R9_H	DSP1 R9	MSB Side	Address	0xF809
	DSP1_R		R10_H	DSP1 R1	0 MSB Side	Address	0xF80A
	DSP1_R		R11_H	DSP1 R1	1 MSB Side	Address	0xF80B
		DSP1_F	R12_H	DSP1 R1	2 MSB Side	Address	0xF80C
		DSP1_R13_H		DSP1 R1	3 MSB Side	Address	0xF80D
		DSP1_F	R14_H	DSP1 R14 MSB Side		Address	0xF80E
		DSP1_F	R15_H	DSP1 R1	5 MSB Side	Address	0xF80F
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DSP_	REG7	R/W	0	DSP Register File High Side Data		
6	DSP_	REG6	R/W	0	Each R8-R15 is assigned in XBUS	S area.	
5	DSP_	REG5	R/W	0	This register can access High S each Rn (2 nd access).	Side data of	
4	DSP_	REG4	R/W	0	cacii Kii (2 access).		
3	DSP_	REG3	R/W	0			
2	DSP_REG2		R/W	0			
1	DSP_	REG1	R/W	0			
0	DSP_	REG0	R/W	0			

13.10.8 DSPn ACC (DSPn_ACC_x) (n=0-1,x=0-4)

Regist	ter	DSP0_ACC_0		DSP0 AC	CC[7:0]	Address	0xF790
		DSP0_A	ACC_1	DSP0 ACC[15:8] Address		Address	0xF791
	I		ACC_2	DSP0 AC	CC[23:15]	Address	0xF792
		DSP0_A	ACC_3	DSP0 AC	CC[31:24]	Address	0xF793
		DSP0_A	ACC_4	DSP0 AC	CC[36:32]	Address	0xF794
		DSP1_A	ACC_0	DSP1 AC	CC[7:0]	Address	0xF810
		DSP1_A	ACC_1	DSP1 AC	CC[15:8]	Address	0xF811
		DSP1_A	ACC_2	DSP1 AC	CC[23:15]	Address	0xF812
	DSP1_ACC_		ACC_3	DSP1 AC	CC[31:24]	Address	0xF813
		DSP1_A	ACC_4	DSP1 AC	CC[36:32]	Address	0xF814
Bit	Bit N	lame	R/W	Initial	Description		Note
7	DSP_	ACC7	R/W	0	DSP Accumulator (ACC)		
6	DSP_	ACC6	R/W	0	These registers can access A (ACC) in each DSP. For ACC, ea		
5	DSP_	ACC5	R/W	0	is assigned at independent ac similar to 16bit register which ha		
4	DSP_	ACC4	R/W	0	and High Side assigned at same ad	ldress).	
3	DSP_ACC3 R/W		0	Lower bit lane is assigned in lower	r address.		
2	DSP_	ACC2	R/W	0			
1	DSP_	ACC1	R/W	0			
0	DSP_	ACC0	R/W	0			

13.10.9 DSPn Program Memory LSB/MSB Side (DSPn_PRG_DATL/H) (n=0-1)

Regist	er	DSP0_PRG	_DATL	DSP0 P	Program Memory LSB Side	Address	0xF7A0
		DSP0_PRG	_DATH	DSP0 F	Program Memory MSB Side	Address	0xF7A1
		DSP1_PRG	_DATL	DSP1 F	Program Memory LSB Side	Address	0xF820
		DSP1_PRG_DATH		DSP1 F	Program Memory MSB Side	Address	0xF821
Bit	Bit Name R/W		Initial	Description		Note	
7	DSP_	SP_PRG_D7 R/W		0	DSP Program Memory Data		
6	DSP_	P_PRG_D6 R/W		0	(Low Side or High Side) Read/Write operation is perform		
5	DSP_	PRG_D5	R/W	0	program memory corresponding to DSPxPRG_ADR.		
4	DSP_	PRG_D4	R/W	0	DSI XI KO_ADK.		
3	DSP_	PRG_D3	R/W	0	E.g.) Read operation of bit[7:0] at the program memory of PC=0x10:		
2	DSP_	DSP_PRG_D2 R/W		0	Read DSPx_PRG_DATL when		
1	DSP_	PRG_D1	R/W	0	$DSPx_PRG_ADR = 0x10$		
0	DSP_	PRG_D0	R/W	0			

13.10.10 DSP Shared Memory Address (DSPn_PRG_ADR) (n=0-1)

Pagist	or	DSP0_PRG_A	DR	DSP0 Sha	DSP0 Shared Memory Address Address		
Regist	er	DSP1_PRG_ADR		DSP1 Shared Memory Address		Address	0xF822
Bit	Bit N	Bit Name R/W		Initial	Description		Note
7-6	Reserved R		R	0	Read value is 0. Write only 0.		
5	DSP_PRG_A5 R/V		R/W	0	DSP Shared Memory Address (P.		
4	DSP_	DSP_PRG_A4 R/W		0	Program Memory Address (Povia. DSPx_PRG_DATL/H.	C) to access	
3	DSP_	PRG_A3	R/W	0			
2	DSP_	DSP_PRG_A2 R/W		0			
1	DSP_	DSP_PRG_A1 R/W		0			
0	DSP_	PRG_A0	R/W	0			

13.10.11 DSPn Execution Trigger Status (DSPnTRG) (n=0-1)

Regist	or	DSP0TRG		DSP0 Exe	ecution Trigger Status	Address	0xF782
Regist	ei	DSP1TRG		DSP1 Exe	ecution Trigger Status	Address	0xF802
Bit	Bit N	lame	R/W	Initial	Description	Note	
7	SET_R7 R/W		0	DSP Execution Trigger Status			
6	SET_R6 R/W		0	Each bit shows corresponding (R0-R7) is written or not.	register file		
5	SET_R5 R/W		0	When CPU or DSAC writes a value to R0-7 at DSPxCTRL.DSPE = 1, the corresponding bit			
4	SET_	_R4	R/W	0	is automatically set.		
3	SET_	_R3	R/W	0			
2	SET_	_R2	R/W	0			
1	SET_R1 R/W		0				
0	SET_	_R0	R/W	0			

DSP instruction whose TRIG_WAIT flag is set temporary stops before its execution and watches SET_R0 - SET_R7 according to its trigger selection TRIG_WHAT and if corresponding bit in this register is set (detected update of R0-R7), the instruction will be executed and go to next sequence. At this time, corresponding SET_Rx is cleared automatically.

Note that the register basically shows only trigger status and CPU does not need to access it. But for debugging capability or for re-initialization, this register can be accessed by CPU (Read or Write forcibly).

13.10.12 DSPn Access Counter Clear Register (DSPnRST) (n=0-1)

Dagist	to m	DSP0R	ST	DSP0 Ac	cess Counter Clear Register	Address	0xF783
Regist	ier	DSP1R	DSP1RST		DSP1 Access Counter Clear Register Address		0xF803
Bit	Bit N	ame	R/W	Initial	Initial Description		
7	CPUACCLA R/C		R/C	0	Clear SFR CPU Access counter a access counter. Read value is 0. Write 0: No effect Write 1: Clear Register CPU Access		
6	DSACACCLA R/		R/C	0	Clear R0 – R7 DSAC Access Counter Read value is 0. Read: No Request Write 0: No effect Write 1: Clear Register DSAC Access counter.		
5	reserv	ved	R	0	Read value is 0. Write only 0.		
4	reserv	ved	R	0	Read value is 0. Write only 0.		
3	reserv	ved	R	0	Read value is 0. Write only 0.		
2	reserved R 0 Read value is 0. Write only 0.						
1	reserv	ved	R	0	Read value is 0. Write only 0.		
0	reserv	ved	R	0	Read value is 0. Write only 0.		

13.10.13 DSPn Control 2 Register (DSPnCTRL2)

Dogist		DSP0C	TRL2	DSP0 Co	ntrol Register 2	Address	0xF785
Regist	.61	DSP1C	TRL2	DSP1 Co	DSP1 Control Register 2 Address		0xF805
Bit	Bit N	Bit Name R/W Initial Description				Note	
7	HPDIV R/W		R/W	0	DIV mode configuration 0 : normal mode 1 : high precision mode		
6	Reserved R		R	0	Read value is 0. Write only 0.		
5	Reserved R		R	0	Read value is 0. Write only 0.		
4	Reserved R		R	0	Read value is 0. Write only 0.		
3	Reserved R		R	0	Read value is 0. Write only 0.		
2	Resei	ved	R	0	Read value is 0. Write only 0.		
1	LDE	N	R/W	0	LDR Enable. 0 : LDR function and LDD instruction and LDD instruct		
0	CNSTSEL R/W		0	CVR region select. 0 : DSP can read C0-C7 instead of R8-R15 by CVR 1 : DSP can read C0-C7 instead of R0-R7 by CVR To enable CVR function, user needs to configure DSPnCNSTEN.			

13.10.14 DSPn CVR Enable Register (DSPnCNSTEN)

Dogic	tor	DSP0CN	NSTEN	DSP0 CV	R enable	Address	0xF786
Regis	ster	DSP1CN	NSTEN	DSP1 CV	DSP1 CVR enable		0xF806
Bit	Bit 1	Name	R/W	Initial	Description		Note
7	CNS	CNSTEN7 R/W		0	CVR function enable for C7 1 : CVR function for C7 enable 0 : CVR function for C7 disable		
6	CNSTEN6		R/W	0	CVR function enable for C6 1 : CVR function for C6 enable 0 : CVR function for C6 disable		
5	CNSTEN5 R		R/W	0	CVR function enable for C5 1 : CVR function for C5 enable 0 : CVR function for C5 disable		
4	CNS	STEN4	R/W	0	CVR function enable for C4 1 : CVR function for C4 enable 0 : CVR function for C4 disable		
3	CNS	STEN3	R/W	0	CVR function enable for C3 1 : CVR function for C3 enable 0 : CVR function for C3 disable		
2	CNS	STEN2	R/W	0	CVR function enable for C2 1 : CVR function for C2 enable 0 : CVR function for C2 disable		
1	CNSTEN1 R/W		R/W	0	CVR function enable for C1 1: CVR function for C1 enable 0: CVR function for C1 disable		
0	CNS	STEN0	R/W	0	CVR function enable for C0 1 : CVR function for C0 enable 0 : CVR function for C0 disable		

13.10.15 DSPn Cx LSB Side (DSPn_Cx_L) (n=0-1,x=0-7)

		DSP0_C	CO_L	DSP0 C0	LSB Side	Address	0xF798
		DSP0_C	C1_L	DSP0 C1	LSB Side	Address	0xF799
		DSP0_C2_L		DSP0 C2	LSB Side	Address	0xF79A
		DSP0_C	C3_L	DSP0 C3	LSB Side	Address	0xF79B
		DSP0_C	C4_L	DSP0 C4	LSB Side	Address	0xF79C
		DSP0_C	C5_L	DSP0 C5	LSB Side	Address	0xF79D
		DSP0_C	C6_L	DSP0 C6	LSB Side	Address	0xF79E
Regist	or	DSP0_C	C7_L	DSP0 C7	LSB Side	Address	0xF79F
Regist	CI	DSP1_C	CO_L	DSP1 C0	LSB Side	Address	0xF818
		DSP1_C	C1_L	DSP1 C1	LSB Side	Address	0xF819
		DSP1_C	C2_L	DSP1 C2	LSB Side	Address	0xF81A
		DSP1_C3_L		DSP1 C3 LSB Side Address		Address	0xF81B
		DSP1_C4_L		DSP1 C4	LSB Side	Address	0xF81C
		DSP1_C5_L		DSP1 C5	LSB Side	Address	0xF81D
		DSP1_C6_L		DSP1 C6	LSB Side	Address	0xF81E
		DSP1_C	C7_L	DSP1 C7 LSB Side		Address	0xF81F
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DSP_	REG7	R/W	0	DSP Constant value register Low S	Side Data	
6	DSP_	REG6	R/W	0	This register can access Low Side	data of each	
5	5 DSP_REG5		R/W	0	Cn (1 st access).		
4 DSP_		REG4	R/W	0			
3	3 DSP_REG3		R/W	0			
2	DSP_REG2 R/		R/W	0			
1	DSP_	REG1	R/W	0			
0	DSP_	REG0	R/W	0			

13.10.16 DSPn Cx LSB Side (DSPn_Cx_L) (n=0-1,x=0-7)

		DSP0_C	CO_H	DSP0 C0	MSB Side	Address	0xF798
		DSP0_C1_H		DSP0 C1 MSB Side Address		Address	0xF799
		DSP0_C	C2_H	DSP0 C2	MSB Side	Address	0xF79A
		DSP0_C	C3_H	DSP0 C3	MSB Side	Address	0xF79B
		DSP0_C	C4_H	DSP0 C4 MSB Side Address		0xF79C	
		DSP0_C	C5_H	DSP0 C5	MSB Side	Address	0xF79D
		DSP0_C	C6_H	DSP0 C6	MSB Side	Address	0xF79E
Danist		DSP0_C	C7_H	DSP0 C7	MSB Side	Address	0xF79F
Regist	er	DSP1_C	CO_H	DSP1 C0	MSB Side	Address	0xF818
		DSP1_C1_H DSP1_C2_H		DSP1 C1	DSP1 C1 MSB Side Address		0xF819
				DSP1 C2 MSB Side Addre		Address	0xF81A
		DSP1_C3_H		DSP1 C3 MSB Side Address		0xF81B	
		DSP1_C4_H DSP1_C5_H				Address	0xF81C
						Address	0xF81D
		DSP1_C	C6_H	DSP1 C6	MSB Side	Address	0xF81E
	DSP1		C7_H	DSP1 C7 MSB Side Addr		Address	0xF81F
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DSP_	REG7	R/W	0	DSP Constant value register high Side Data		
6	DSP_	REG6	R/W	0	This register can access High Side data of		
5	5 DSP_RE		R/W	0	each Cn (2nd access).		
4 DSP_		REG4	R/W	0			
3	DSP_REG3		R/W	0			
2	DSP_REG2		R/W	0			
1	DSP_REG1		R/W	0			
0	DSP_	REG0	R/W	0			
			•	•			

13.10.17 DSPn LDR Load Address (DSPnLDA)

Pagist	or.	DSP0LI)A	DSP0 LD	R Load Address	Address	0xF7A3
Register		DSP1LDA		DSP1 LDR Load Address		Address	0xF823
Bit	Bit Name		R/W	Initial	Description		Note
7-6	reserved		R	0	Read value is 0. Write only 0.		
5	LDADR5		R/W	0			
4	LDADR4		R/W	0	LDR Load address pointer.		
3	LDADR3		R/W	0			
2	LDADR2		R/W	0			
1	LDADR1		R/W	0			
0	LDADR0		R/W	0			

13.10.18 DSPn Maximum value LSB Side

Dogist		DSP0M	AXL	DSP0 MA	AX LSB Side	Address	0xF7A8
Regist	er	DSP1MAXL		DSP1 MAX LSB Side Addres		Address	0xF828
Bit	Bit Name		R/W	Initial	Description		Note
7	MAX7		R/W	0	MMX instruction's maximum value		
6	MAX6		R/W	0	This register can access Low Side data of each MAX(1 st access).		
5	MAX5		R/W	0			
4	MAX4		R/W	0			
3	MAX3		R/W	0			
2	MAX2		R/W	0			
1	MAX1		R/W	0			
0	MAX	0	R/W	0			

13.10.19 DSPn Maximum value MSB Side

Register		DSP0M	AXH	DSP0 MA	AX MSB Side	Address	0xF7A8
		DSP1MAXH		DSP1 MAX MSB Side		Address	0xF828
Bit	Bit Name		R/W	Initial	Description		Note
7	MAX7		R/W	0	MMX instruction's maximum value		
6	MAX6		R/W	0	This register can access High Side data of each MAX(2nd access).		
5	MAX5		R/W	0			
4	MAX4		R/W	0			
3	MAX3		R/W	0			
2	MAX2		R/W	0	1		
1	MAX1		R/W	0			
0	MAX	0	R/W	0			

13.10.20 DSPn Minimum value LSB Side

Dagist		DSP0M	INL	DSP0 MI	N LSB Side	Address	0xF7A9
Register		DSP1MINL		DSP1 MIN LSB Side		Address	0xF829
Bit	Bit Name		R/W	Initial	Description		Note
7	MIN7		R/W	0	MMX instruction's minimum value		
6	MIN6		R/W	0	This register can access Low Side data of each MIN(1 st access).		
5	MIN5		R/W	0			
4	MIN4		R/W	0			
3	MIN3		R/W	0			
2	MIN2		R/W	0			
1	MIN1		R/W	0			
0	MINO)	R/W	0			

13.10.21 DSPn Minimum value MSB Side

Register		DSP0M	AXH	DSP0 MI	N MSB Side	Address	0xF7A9
		DSP1MAXH		DSP1 MIN MSB Side		Address	0xF829
Bit	Bit Name		R/W	Initial	Description		Note
7	MIN7		R/W	0	MMX instruction's maximum value		
6	MIN6		R/W	0	This register can access High Side data of each MIN(2nd access).		
5	MIN5		R/W	0			
4	MIN4		R/W	0			
3	MIN3	}	R/W	0			
2	MIN2		R/W	0	1		
1	MIN1		R/W	0			
0	MIN0)	R/W	0			

13.11 Caution of operation

13.11.1 DSP SS asserted in the DIV instruction

In the DIV instruction, DSP_SS is asserted when 0x0001 is specified for Divisor Rm. The reason is that Shifter is used in calculating inverse of Rm.

13.11.2 Prohibition of rewriting Arguments in executing the DIV instruction

When executing the DIV instruction, you should not rewrite arguments of the DIV instruction. If you rewrite their arguments in executing, DSP may not be able to calculate the solution as expected. If using the value which written by CPU or DSAC as argument of DIV instruction directly, we recommend executing the MVC instruction before the DIV instruction.

13.11.3 MMX instruction's configuration

When using the MMX instruction, please configure DSPnMAX larger than DSPnMIN. In case DSPnMIN is larger than DSPnMAX, MMX instruction cannot compare DSPnMAX, DSPnMIN with Rn, correctly.

14. High-Resolution PWM

14.1 Overview

This module can generate high resolution 8 (4-pairs) PWM signals. Each pair can form non-overlap PWM signals. Also, phase shift type signal can be generated by proper configuration. This module can accept internal event signals from other modules and can re-trigger the output signals or counter operations. Also this module can generate interrupts and internal event pulse according to internal compare match states.

Output PWM resolution is 1ns (min).

14.2 Block Diagram




Figure 14-1 Block Diagram of High-Resolution PWM

14.3 Resources

The module has maximum 4 counter blocks according to product spec as shown in Figure 14-1. Each block has following resources.

(1) 16bit Up/Down Counter (CNT)

Maximum frequency of each counter is 1GHz. The plural counters among counter blocks can be synchronized each other. There are 2 modes in counter operation. One is Up Mode, in which counter is always in up-count operation and is cleared when CNT matches to CMP_MAX and re-load counter value from CMP_MIN. The other is Up-Down Mode, in which counter is in up-count operation until it reaches to CMP_MAX and then the counter enters in down-count operation until it reaches to CMP_MIN, and then the counter re-enters in up-count operation again.

Note that user can assume counter value not only unsigned but also signed value because of existence of Min and Max values.

Note:

As for CH0 and CH1, you can specify any value in CMP_MIN and CMP_MAX. Whereas, as for CH2 and CH3, the lower 3bits of CMP_MIN should be 3'b000 and the lower 3bits of CMP_MAX should be 3'b111. Moreover, for all channels, distance between CMP_MIN and CMP_MAX should be 8 or more. (i.e. CMP_MAX – CMP_MIN >= 8)

As a result, for CH0 and CH1, the minimum PWM cycle is 9ns and minimum resolution of PWM cycle is 1ns. As for CH2 and CH3, the minimum PWM cycle is 16ns and minimum resolution of PWM cycle is 8ns. Note that minimum resolution of PWM duty (edge position of PWMxL/PWMxH output) is 1ns for all PWM channels.

(2) Compare Register A and B (CMP_A, CMP_B)

These registers control PWMxH/PWMxL signal operation. When counter matches each compare register, output signal either PWMxH or PWMxL is set or reset according to the configuration. These registers can be changed at any time if necessary, but it is recommended to change these registers by using buffer mode.

(3) Compare Register C and D (CMP_C, CMP_D)

In PWM Mode 0 & 2, these registers control PWMxH/PWMxL signal operation.

In PWM Mode 1 & 3, these registers are compared with Dead Time counters (DCNTC & DCNTD) in order to insert Dead Time automatically.

(4) Compare Register Max and Min (CMP MAX, CMP MIN)

This register specifies counter cycle and range of counter value. In Up Mode, when counter value matches to CMP_MAX, the counter re-loads its value from CMP_MIN. In Up-Down Mode, when counter value matches to CMP_MAX, the counter operation is changed to down count mode from up count, and when counter value matches to CMP_MIN, the counter operation is changed to up count mode. These registers can be changed at any time if necessary, but it is recommended to change these registers by using buffer mode.

The operation of CH2 and CH3 is different from that of CH0 and CH1. In CH2 and CH3, the least 3bit of CMP_MAX register is fixed to 3'b111, and the least 3bit of CMP_MIN register is fixed to 3'b000. The PWM period is multiples of 8.

(5) Buffer Register A, B, C, D, MAX and MIN (BUF_A, BUF_B, BUF_C, BUF_D, BUF_MAX, BUF_MIN)

These registers are prepared for Buffer Mode. At some specified timing, each BUF_xx value is transferred to CMP xx. Detail operation is described in later section.

The operation of CH2 and CH3 is different from that of CH0 and CH1. In CH2 and CH3, the least 3bit of BUF_MAX register must be fixed to 3'b111, and the least 3bit of BUF_MIN register must be fixed to 3'b000. The PWM period is multiples of 8.

(6) 16bit Dead Time Counter (DCNTC, DCNTD)

These counters are prepared to generate automatic dead time period in PWMxH and PWMxL outputs.

Dead time period is set by CMP_C and CMP_D , not DCNTC and DCNTD.

14.4 Clock Source selection

Figure 14-2 shows the clock source for PWM.




Figure 14-2 Block Diagram of PWM clock source

There are four clock sources for PWM channels, Clock source A, B, C and D. Each channel must select one of the clock sources at first. The clock selection sequence is as follows:

- (1) Select the input clock for the Clock source A/B/C/D by setting PWMCS0/1.PWMCCx[3:0].
- (2) Select Clock source A/B/C/D for each PWM CHn (n=0,1,2,3) by setting PWMxCSS.PWMCSS[1:0],(x=0,1,2,3.)
- (3) Enable the clock source by setting PWMENBL.PWMyE (y=A,B,C,D).

Do not read/write PWM registers except clock source selection registers(PWMENBL, PWMCSC0, PWMCSC1 and PWMxCSS) before doing clock source selection.

When the clock sources want to be changed, PWMENBL.PWMyE must be set to 0 at first. After that, requires idle state at least 6 COUNT CLOCK CYCLES. Then clock source can be changed by the clock source selection sequence mentioned above.

The PWM channel counters which selected the same clock source, can start simultaneously(synchronized).

14.5 Operation

Operation modes of High-Resolution PWM are shown in Table 14-1 and simple description is mentioned below

- (1) PWM mode has four modes which are mode 0,1,2 and 3
- (2) In PWM Mode 0 &1, the registers can be changed by Direct mode writing directly and Buffer mode via buffer. Mode 2 & 3 can operate at only Buffer mode.
- (3) The outline operation of four PWM Modes is as follows.
 - (i) PWM Mode 0: PWM is generated without using Dead time counter.
 - (ii) PWM Mode 1: PWM is generated inserting Dead time automatically with using Dead time counter (DCNTC & DCNTD).
 - (iii) PWM Mode 2: Dead time counter is not used in Phase shift.
 - (iv) PWM Mode 3: Dead time counter is used in Phase shift.

Ways of decision for next CMP_xx in Buffer Mode are shown in Table 14-2.

Table 14-1 Operation Mode of High-Resolution PWM

Mode C	Mode Configuration		Update Next Timing of CMP_xx		DCNTC Operation	DCNTD Operation	Output Level Changes to specified value at	
			CMP_xx	Vaule			PWMxH	PWMxL
PWM Mode 0	Direct Mode	Up Mode	When CPU writes to.	Immediately updated by CPU	Stop	Stop	VH0 at (CNT== CMP_C) or VH1 at (CNT== CMP_B)	VL0 at (CNT== CMP_A) or VL1 at (CNT== CMP_D)
		Up Down Mode			Stop	Stop	VH0 at (CNT(UP)== CMP_C) VH1 at (CNT(DN)== CMP_C)	VL0 at (CNT(UP)== CMP_A) VL1 at (CNT(DN)== CMP_A)
	Buffer Mode	Up Mode	When CNT reaches to CMP_MAX. At this moment, CNT reloads CMP_MIN.	See Table 14-2	Stop	Stop	VH0 at (CNT== CMP_C) or VH1 at (CNT== CMP_B)	VL0 at (CNT== CMP_A) or VL1 at (CNT== CMP_D)
		Up Down Mode	When count direction is changed. Selectable from both or either. That is at CNT ==CMP_MAX, or CNT ==CMP_MIN.		Stop	Stop	VH0 at (CNT(UP)== CMP_C) VH1 at (CNT(DN)== CMP_C)	VL0 at (CNT(UP)== CMP_A) VL1 at (CNT(DN)== CMP_A)

Mode Co	nfiguration		Update Timing of CMP_xx	Next CMP_xx Vaule	DCNTC Operation	DCNTD Operation	Output Level Chavalue at PWMxH	anges to specified PWMxL
PWM Mode 1 Auto Dead Time	Direct Mode	Up Mode	When CPU writes to.	Immediately updated by CPU	Start at (CNT==C MP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT==C MP_B), Stop and Clear at (DCNTD== CMP_D)	VH0 at (DCNTC== CMP_C), or VH1 at (CNT== CMP_B).	VL0 at (CNT== CMP_A), or VL1 at (DCNTD== CMP_D).
Mode 0		Up Down Mode			Start at (CNT(UP)= =CMP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT(DN) ==CMP_A) , Stop and Clear at (DCNTD==CMP_D)	VH0 at (DCNTC== CMP_C), or VH1 at (CNT(DN)== CMP_A)	VLO at (CNT(UP)== CMP_A), or VL1 at (DCNTD== CMP_D)
	Buffer Mode	Up Mode	When CNT reaches to CMP_MAX. At this moment, CNT reloads CMP_MIN.	See Table 14-2	Start at (CNT==C MP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT==C MP_B), Stop and Clear at (DCNTD== CMP_D)	VH0 at (DCNTC== CMP_C), or VH1 at (CNT== CMP_B).	VLO at (CNT== CMP_A), or VL1 at (DCNTD== CMP_D).
		Up Down Mode	When count direction is changed. Selectable from both or either. That is at CNT =(CMP_MAX, or CNT ==CMP_MIN.		Start at (CNT(UP)= =CMP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT(DN) ==CMP_A) , Stop and Clear at (DCNTD== CMP_D)	VH0 at (DCNTC== CMP_C), or VH1 at (CNT(DN)== CMP_A)	VLO at (CNT(UP)== CMP_A), or VL1 at (DCNTD== CMP_D)

Mode Co	nfiguration		Update Timing of	Next CMP_xx	DCNTC Operation	DCNTD Operation	value at	anges to specified
			CMP_xx	Vaule			PWMxH	PWMxL
PWM Mode 1 Auto Dead Time	Direct Mode	Up Mode	When CPU writes to.	Immediately updated by CPU	Start at (CNT==C MP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT==C MP_B), Stop and Clear at (DCNTD== CMP_D)	VH0 at (CNT== CMP_A), or VH1 at (DCNTD== CMP_D).	VL0 at (DCNTC== CMP_C), or VL1 at (CNT== CMP_B).
Mode 1		Up Down Mode			Start at (CNT(UP)= =CMP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT(DN) ==CMP_A) , Stop and Clear at (DCNTD== CMP_D)	VH0 at (CNT(UP)== CMP_A), or VH1 at (DCNTD== CMP_D).	VL0 at (DCNTC== CMP_C), or VL1 at (CNT(DN)== CMP_A)
	Buffer Mode	Up Mode	When CNT reaches to CMP_MAX. At this moment, CNT reloads CMP_MIN.	See Table 14-2	Start at (CNT==C MP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT==C MP_B), Stop and Clear at (DCNTD== CMP_D)	VH0 at (CNT== CMP_A), or VH1 at (DCNTD== CMP_D).	VL0 at (DCNTC== CMP_C), or VL1 at (CNT== CMP_B).
		Up Down Mode	When count direction is changed. Selectable from both or either. That is at CNT ==CMP_MAX, or CNT ==CMP_MIN.		Start at (CNT(UP)= =CMP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT(DN) ==CMP_A) , Stop and Clear at (DCNTD== CMP_D)	VH0 at (CNT(UP)== CMP_A), or VH1 at (DCNTD== CMP_D).	VL0 at (DCNTC== CMP_C), or VL1 at (CNT(DN)== CMP_A)
Mode Co	onfiguration		Update Timing of CMP_xx	Next CMP_xx Vaule	DCNTC Operation	DCNTD Operation	Output Level Chavalue at	anges to specified
							PWMxH	PWMxL

Mode Co	onfiguration		Update Timing of CMP_xx	Next CMP_xx Vaule	DCNTC Operation	DCNTD Operation	Output Level Chavalue at PWMxH	PWMxL
PWM Mode 2 (Phase Shift)	Direct Mode	Up Mode Up Down Mode	Not Available					
	Buffer Mode	Up Mode	[CMP_B] at (CNT==CMP_A) [CMP_D] at (CNT==CMP_C) [Others] When CNT reaches to CMP_MAX. At this moment, CNT reloads CMP_MIN.	See Table 14-2	Stop	Stop	VH0 at (CNT== CMP_C) or VH1 at (CNT== CMP_B)	VL0 at (CNT== CMP_A) or VL1 at (CNT== CMP_D)
		Up Down Mode	Not Available					

Mode Co	Mode Configuration		Update Timing of	Next CMP_xx	DCNTC Operation	DCNTD Operation	Output Level Chavalue at	anges to specified
			CMP_xx	Vaule			PWMxH	PWMxL
PWM Mode 3 (Phase Shift)	Direct Mode	Up Mode Up Down Mode	Not Available					
Auto Dead Time Mode 0	Buffer Mode	Up Mode	[CMP_B] at (CNT==CMP_A) [Others] When CNT reaches to CMP_MAX. At this moment, CNT reloads CMP_MIN.	See Table 14-2	Start at (CNT==C MP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT==CM P_B), Stop and Clear at (DCNTD== CMP_D)	VH0 at (DCNTC== CMP_C), or VH1 at (CNT== CMP_B).	VL0 at (CNT== CMP_A), or VL1 at (DCNTD== CMP_D).
		Up Down Mode	Not Available					

Mode Co	Mode Configuration		Update Timing of	Next CMP_xx	DCNTC Operation	DCNTD Operation	Output Level Chavalue at	anges to specified
			CMP_xx	Vaule			PWMxH	PWMxL
PWM Mode 3 (Phase Shift)	Direct Mode	Up Mode Up Down Mode	Not Available					
Auto Dead Time Mode 1	Buffer Mode	Up Mode	[CMP_B] at (CNT==CMP_A) [Others] When CNT reaches to CMP_MAX. At this moment, CNT reloads CMP_MIN.	See Table 14-2	Start at (CNT==C MP_A), Stop and Clear at (DCNTC== CMP_C)	Start at (CNT==C MP_B), Stop and Clear at (DCNTD== CMP_D)	VH0 at (CNT== CMP_A), or VH1 at (DCNTD== CMP_D).	VL0 at (DCNTC== CMP_C), or VL1 at (CNT== CMP_B).
		Up Down Mode	Not Available					

Table 14-2 Decision of next CMP_xx in Buffer Mode for each PWM Mode

PWM Mode	next CMP_MAX CMP_MIN	next CMP_A	next CMP_B	next CMP_C	next CMP_D
0	BUF_MAX BUF_MIN	BUF_A	BUF_B	BUF_C	BUF_D
1	BUF_MAX BUF_MIN	BUF_A	BUF_B	BUF_C	BUF_D
2	BUF_MAX BUF_MIN	BUF_A	CMP_A+BUF_B (*1)	BUF_C	CMP_C+BUF_D (*2)
3	BUF_MAX BUF_MIN	BUF_A	CMP_A+BUF_B (*1)	BUF_C	BUF_D

Note: In Buffer Mode, user should set BUF_xx registers "3 CPUCLKs + 40 COUNT CLOCK CYCLES" before update timing of CMP_xx.

Note: As for calculations shown above, if calculated result is out of range over CMP_MAX, do following adjustment.

```
(*1) When CMP_B is updated, following calculations are executed.

If (CMP_A+BUF_B) > CMP_MAX,

next CMP_B is (CMP_A+BUF_B)-(CMP_MAX-CMP_MIN) - 1

else

next CMP_B is (CMP_A+BUF_B)
```

Note that CMP_B is updated just when CNT==CMP_A (at compare match A).

```
(*2) When CMP_D is updated, following calculations are executed.
If (CMP_C+BUF_D) > CMP_MAX,
next CMP_D is (CMP_C+BUF_D)-( CMP_MAX-CMP_MIN) - 1
else
next CMP_D is (CMP_C+BUF_D)
```

Note that CMP_D is updated just when CNT==CMP_C (at compare match C).

14.5.1 Direct Mode and Buffer Mode

14.5.1.1. Direct Mode

All CMP_xx registers should be directly updated by CPU. When CPU changes CMP_xx, the value is immediately used to be compared to CNT, DCNTC or DCNTD. So user should use this mode with deep care. In Direct Mode, BUF_xx registers have no meanings.

14.5.1.2. Buffer Mode (PWM Mode 0,1)

In Up Mode, when CNT is matched to CMP_MAX and re-load CMP_MIN, all BUF_xx contents are transferred to corresponding CMP_xx registers.

In Up-Down Mode, either when CNT is matched to CMP_MAX and just enters in down counting operation, or when CNT is matched to CMP_MIN and just enters in up counting operation, all BUF_xx contents are transferred to corresponding CMP_xx registers. In this case, there are possible two timings when BUF_xx is moved to CMP_xx, and user can select one of the two or both.

Usually, user uses Buffer Mode rather than Direct Mode. Even in Buffer Mode, user can directly change CMP_xx registers and the values are immediately used to be compared to CNT as same as Direct Mode.

14.5.1.3. Buffer Mode (PWM Mode 2,3)

In PWM Mode 2, when CNT is matched to CMP_MAX and re-load CMP_MIN, ALL BUF_xx except BUF_B and BUF_D contents are transferred to corresponding CMP_xx registers. When CNT is matched to CMP_A, BUF_B contents are transferred to CMP_A with pre-defined arithmetic operations shown in Table 14-2. When CNT is matched to CMP_C, BUF_D contents are transferred to CMP_D with pre-defined arithmetic operations shown in Table 14-2.

In PWM Mode 3, when CNT is matched to CMP_MAX and re-load CMP_MIN, ALL BUF_xx except BUF_B contents are transferred to corresponding CMP_xx registers. When CNT is matched to CMP_A, BUF_B contents are transferred to CMP_A with pre-defined arithmetic operations shown in Table 14-2.

14.5.2 **PWM Mode 0**

All PWM output wave timings should be specified by user. This mode can be operated in both Direct Mode and Buffer Mode without using the Dead Time counter

(1) PWM Mode0 + Up Mode

CNT starts counting from its initial value to the CMP_MAX value. After CNT and CMP_MAX are matched, CNT reloads the CMP_MIN value and starts counting from this value to the CMP_MAX value.

If CNT and CMP_A are matched, PWMxL is changed to specified level VL0.

If CNT and CMP C are matched, PWMxH is changed to specified level VH0.

If CNT and CMP_B are matched, PWMxH is changed to specified level VH1.

If CNT and CMP_D are matched, PWMxL is changed to specified level VL1.

Each level VH0, VH1, VL0, VL1 is selected from NOP, Low, High or Toggle.




Figure 14-3 PWM Mode0 (Up Mode)

(2) PWM Mode0 + Up-Down Mode

CNT starts Up-counting from its initial value to the CMP_MAX value. When CNT and CMP MAX are matched, CNT starts Down-counting to the CMP_MIN value. When CNT and CMP_MIN are matched, starts CNT return Up-counting to the CMP_MAX. CNT restarts Up-counting regardless of count direction when CNT stops by writing PWMCNTS.PWMCSy = 0.

If CNT (UP) and CMP_A are matched, PWMxL is changed to specified level VL0. If CNT (UP) and CMP_C are matched, PWMxH is changed to specified level VH0. If CNT (DOWN) and CMP_C are matched, PWMxH is changed to specified level VH1. If CNT (DOWN) and CMP_A are matched, PWMxL is changed to specified level VL1. Each level VH0, VH1, VL0, VL1 is selected from NOP, Low, High or Toggle.

In Up-Down mode and Buffer mode, there are possible two timings when BUF_xx is transffered to CMP_xx, and user can select one of the two or both.




Figure 14-4 PWM Mode 0 (Up-Down Mode)

14.5.3 PWM Mode 1 (Auto Dead Time)

Dead Time is automatically measured by using Dead Time counter (DCNTC & DCNTD).

It is necessary to set Dead Time into CMP_C and CMP_D. CMP_C and CMP_D setting method are different from mode 0. There are two Dead Time Modes by changing PWMxH and PWMxL. These are Auto Dead Time Mode 0 and Mode 1.

(1) PWM Mode1 + Up Mode + Auto Dead Time Mode 0

CNT starts counting from its initial value to the CMP_MAX value. After CNT and CMP_MAX are matched, CNT reloads the CMP_MIN value and starts counting from this value to the CMP_MAX value.

If CNT and CMP_A are matched, PWMxL is changed to specified level VL0. DCNTC starts up-counting from "0".

If DCNTC and CMP_C are matched, PWMxH is changed to specified level VH0. DCNTC is cleared to "0" and stop.

If CNT and CMP_B are matched, PWMxH is changed to specified level VH1. DCNTD starts up-counting from "0".

If DCNTD and CMP_D are matched, PWMxL is changed to specified level VL1. DCNTD is cleared to "0" and stop.

In Direct mode, it is necessary to change CMP_XX register in advance of 3CPUCLKs+40count cycles or more. In Buffer mode, the change of each CMP_XX occurs when CMP reloads the value of CMP_MIN.

Note: During DCNTx is incrementing, if corresponding CMP_A/B (which is start trigger of DCNTx) is happened, the DCNTx re-starts from 0. And as the result, the dead time is stretched.

Note: If CMP_C=0 or CMP_D=0, corresponding dead time period is 1-counter-cycle.

(2) PWM Mode1 + Up Mode + Auto Dead Time Mode 1

CNT starts counting from its initial value to the CMP_MAX value. After CNT and CMP_MAX are matched, CNT reloads the CMP_MIN value and starts counting from this value to the CMP_MAX value.

If CNT and CMP_A are matched, PWMxH is changed to specified level VH0. DCNTC starts up-counting from "0".

If DCNTC and CMP C are matched, PWMxL is changed to specified level VL0.DCNTC is cleared to "0" and stop.

If CNT and CMP_B are matched, PWMxL is changed to specified level VL1.DCNTD starts up-counting from "0".

If DCNTD and CMP_D are matched, PWMxH is changed to specified level VH1. DCNTD is cleared to "0" and stop.

Each level VH0, VH1, VL0, VL1 is selected from NOP, Low, High or Toggle. In Direct mode, it is necessary to change CMP_XX register in advance of 3CPUCLKs+40count cycles or more.

Note: During DCNTx is incrementing, if corresponding CMP_A/B (which is start trigger of DCNTx) is happened, the DCNTx re-starts from 0. And as the result, the dead time is stretched.

Note: If CMP_C=0 or CMP_D=0, corresponding dead time period is 1-counter-cycle.




Figure 14-5 PWM Mode1 + Up Mode

(3) PWM Mode1 + Up-Down Mode + Auto Dead Time Mode 0

CNT starts Up-counting from its initial value to the CMP_MAX value. When CNT and CMP MAX are matched, CNT starts Down-counting to the CMP_MIN value. When CNT and CMP_MIN are matched, starts CNT return Up-counting to the CMP_MAX. CNT restarts Up-counting regardless of count direction when CNT stops by writing PWMCNTS.PWMCSy = 0.

If CNT (UP) and CMP_A are matched, PWMxL is changed to specified level VL0. DCNTC starts up-counting from "0

If DCNTC and CMP_C are matched, PWMxH is changed to specified level VH0. DCNTC is cleared to "0" and stop.

If CNT (DN) and CMP_A are matched, PWMxH is changed to specified level VH1. DCNTD starts up-counting from "0".

If DCNTD and CMP_D are matched, PWMxL is changed to specified level VL1. DCNTD is cleared to "0" and stop.

Each level VH0, VH1, VL0, VL1 is selected from NOP, Low, High or Toggle.

In Direct mode, it is necessary to change CMP_XX register in advance of 3CPUCLKs+40count cycles or more.

In Buffer mode, all BUF_xx contents are transferred to corresponding CMP_xx registers with pre-defined arithmetic operations shown in Table 14-2. In this case, there are possible two timings when BUF_xx is moved to CMP_xx, and user can select one of the two or both.

Note: During DCNTx is incrementing, if corresponding CMP_A (which is start trigger of DCNTx) is happened, the DCNTx re-starts from 0. And as the result, the dead time is stretched.

Note: If CMP_C=0 or CMP_D=0, corresponding dead time period is 1-counter-cycle.

(4) PWM Mode1 + Up-Down Mode + Auto Dead Time Mode 1

CNT starts Up-counting from its initial value to the CMP_MAX value. When CNT and CMP MAX are matched, CNT starts Down-counting to the CMP_MIN value. When CNT and CMP_MIN are matched, starts CNT return Up-counting to the CMP_MAX. CNT restarts Up-counting regardless of count direction when CNT stops by writing PWMCNTS.PWMCSy = 0.

If CNT (UP) and CMP_A are matched, PWMxH is changed to specified level VH0. DCNTC starts up-counting from "0

If DCNTC and CMP_C are matched, PWMxL is changed to specified level VL0. DCNTC is cleared to "0" and stop.

If CNT (DN) and CMP_A are matched, PWMxL is changed to specified level VL1. DCNTD starts up-counting from "0".

If DCNTD and CMP_D are matched, PWMxH is changed to specified level VH1. DCNTD is cleared to "0" and stop.

Each level VH0, VH1, VL0, VL1 is selected from NOP, Low, High or Toggle.

In Direct mode, it is necessary to change CMP_XX register in advance of 3CPUCLKs+40count cycles or more.

In Buffer mode, all BUF_xx contents are transferred to corresponding CMP_xx registers with pre-defined arithmetic operations shown in Table 14-2. In this case, there are possible two timings when BUF_xx is moved to CMP_xx, and user can select one of the two or both.

Note: During DCNTx is incrementing, if corresponding CMP_A (which is start trigger of DCNTx) is happened, the DCNTx re-starts from 0. And as the result, the dead time is stretched.

Note: If CMP_C=0 or CMP_D=0, corresponding dead time period is 1-counter-cycle.




Figure 14-6 PWM Mode1 +Up-Down Mode

14.5.4 PWM Mode 2 (Phase Shift)

This mode can generate phase shift wave, and available only in Up Mode and Buffer Mode.

As for transfer timings and transfer operations of BUFxx to CMPxx are slightly changed from Buffer Mode in PWM Mode0 and 1.

BUF_xx contents are transferred to corresponding CMP_xx registers exept CMP_B & CMP_D when CNT is matched to CMP_MAX and re-load CMP_MIN.

The timing and operation of transference of CMP_B and CMP_D are mentioned below.

CNT starts counting from its initial value to the CMP_MAX value. After CNT and CMP_MAX are matched, CNT reloads the CMP_MIN value and starts counting from this value to the CMP_MAX value.

If CNT and CMP_A are matched, PWMxL is changed to specified level VL0, CMP_A+BUF_B->CMP_B

If CNT and CMP_C are matched, PWMxH is changed to specified level VH0, CMP_C+BUF_D->CMP_D

If CNT and CMP_B are matched, PWMxH is changed to specified level VH1.

If CNT and CMP_D are matched, PWMxL is changed to specified level VL1.

Each level VH0, VH1, VL0, VL1 is selected from NOP, Low, High or Toggle.

When CMP_B is updated, following calculations are executed.

```
If (CMP_A+BUF_B) > CMP_MAX,
```

next CMP_B is (CMP_A+BUF_B)-(CMP_MAX- CMP_MIN) - 1

else

next CMP_B is (CMP_A+BUF_B)

Note that CMP_B is updated just when CNT==CMP_A (at compare match A).

Note that BUF_B value of above operation is unsigned value.

When CMP_D is updated, following calculations are executed.

If $(CMP_C+BUF_D) > CMP_MAX$,

next CMP D is (CMP C+BUF D)-(CMP MAX-CMP MIN)-1

else

next CMP_D is (CMP_C+BUF_D)

Note that CMP_D is updated just when $CNT == CMP_C$ (at compare match C).

Note that BUF_D value of above operation is unsigned value.




Figure 14-7 PWM Mode 2 (Phase Shift)

14.5.5 PWM Mode 3 (Phase Shift + Auto Dead Time)

This mode can generate phase shift wave with auto dead time, and available only in Up Mode and Buffer Mode. The CNT is compared with CMP_A and CMP_B.

This mode uses Dead Time Counter DCNTC and DCNTD. All counters (CNT, DCNTC and DCNTD) use same count up/down clock.

There are two modes in Auto Dead Time generation; Auto Dead Time Mode0 and Auto Dead Time Mode1.

(1) PWM Mode3 + Auto Dead Time Mode 0

CNT starts counting from its initial value to the CMP_MAX value. After CNT and CMP_MAX are matched, CNT reloads the CMP_MIN value and starts counting from this value to the CMP_MAX value.

As for transfer timings and transfer operations of BUFxx to CMPxx are slightly changed from Buffer Mode in PWM Mode0 and 1.

If CNT and CMP_A are matched, PWMxL is changed to specified level VL0, CMP_A+BUF_B->CMP_B DCNTC starts up-counting from "0

If CNT and CMP_C are matched, PWMxH is changed to specified level VH0, DCNTC is cleared to "0" and stop.

If CNT and CMP_B are matched, PWMxH is changed to specified level VH1. DCNTD starts up-counting from "0".

If CNT and CMP_D are matched, PWMxL is changed to specified level VL1. DCNTD is cleared to "0" and stop.

Each level VH0, VH1, VL0, VL1 is selected from NOP, Low, High or Toggle.

Note: During DCNTx is incrementing, if corresponding CMP_A/B (which is start trigger of DCNTx) is happened, the DCNTx re-starts from 0. And as the result, the dead time is stretched.

Note: If CMP_C=0 or CMP_D=0, corresponding dead time period is 1-counter-cycle.

When CMP_B is updated, following calculations are executed.

If (CMP_A+BUF_B) > CMP_MAX,

next CMP_B is (CMP_A+BUF_B)-(CMP_MAX- CMP_MIN) - 1

else

next CMP_B is (CMP_A+BUF_B)

Note that CMP_B is updated just when CNT==CMP_A (at compare match A). Note that BUF_B value of above operation is unsigned value.




Figure 14-8 PWM Mode 3 (Phase Shift, Auto Dead Time Mode 0)

(2) PWM Mode3 + Auto Dead Time Mode 1

CNT starts counting from its initial value to the CMP_MAX value. After CNT and CMP_MAX are matched, CNT reloads the CMP_MIN value and starts counting from this value to the CMP_MAX value.

As for transfer timings and transfer operations of BUFxx to CMPxx are slightly changed from Buffer Mode in PWM Mode0 and 1.

If CNT and CMP_A are matched, PWMxH is changed to specified level VH0, CMP_A+BUF_B->CMP_B DCNTC starts up-counting from "0

If CNT and CMP_C are matched, PWMxL is changed to specified level VL0, DCNTC is cleared to "0" and stop.

If CNT and CMP_B are matched, PWMxL is changed to specified level VL1. DCNTD starts up-counting from "0".

If CNT and CMP_D are matched, PWMxH is changed to specified level VH1. DCNTD is cleared to "0" and stop.

Each level VH0, VH1, VL0, VL1 is selected from NOP, Low, High or Toggle.

Note: During DCNTx is incrementing, if corresponding CMP_A/B (which is start trigger of DCNTx) is happened, the DCNTx re-starts from 0. And as the result, the dead time is stretched.

Note: If CMP_C=0 or CMP_D=0, corresponding dead time period is 1-counter-cycle.

When CMP_B is updated, following calculations are executed.

If (CMP_A+BUF_B) > CMP_MAX,

next CMP_B is (CMP_A+BUF_B)-(CMP_MAX-CMP_MIN) - 1

else

next CMP_B is (CMP_A+BUF_B)

Note that CMP_B is updated just when CNT==CMP_A (at compare match A). Note that BUF_B value of above operation is unsigned value.




Figure 14-9 PWM Mode 3 (Phase Shift, Auto Dead Time Mode 1)

14.6 Contentions or Output Control Conditions

Output Control Operations, when plural Compare matches are happened at same time, are shown in Table 14-3. In each Auto Dead Time Mode, even if such contentions are happened, DCNTC and DCNTD will normally start by defined conditions.

Table 14-3 Contentions or Output Control Conditions

Mode	Priority in	PWMxH output control	Priority in	PWMxL output control	Note		
PWM	Lowest	CMP_MAX for PWMxH	Lowest	CMP_MAX for PWMxL			
Mode 0		VH0 event		VL0 event			
Up Mode		VH1 event		VL1 event			
1	Highest	VTH event	Highest	VTL event			
PWM	Lowest	CMP_MIN for PWMxH	Lowest	CMP_MIN for PWMxL			
Mode 0 +		CMP_MAX for PWMxH		CMP_MAX for PWMxL			
Up-Down		VH0 event		VL0 event			
Mode		VH1 event		VL1 event			
	Highest	VTH event	Highest	VTL event			
PWM	Lowest	CMP_MAX for PWMxH	Lowest	CMP_MAX for PWMxL			
Mode 1		VH0 event		VL0 event			
+ Up Mode		VH1 event		VL1 event			
o p	Highest	VTH event	Highest	VTL event			
PWM	Lowest	CMP_MIN for PWMxH	Lowest	CMP_MIN for PWMxL			
Mode 1		CMP_MAX for PWMxH		CMP_MAX for PWMxL			
+ Up-Down		VH0 event		VL0 event			
Mode		VH1 event		VL1 event			
	Highest	VTH event	Highest	VTL event			
	Lowest	CMP_MAX for PWMxH	Lowest	CMP_MAX for PWMxL			
PWM		VH0 event		VL0 event			
Mode 2		VH1 event		VL1 event			
	Highest	VTH event	Highest	VTL event			
PWM	Lowest	CMP_MAX for PWMxH	Lowest	CMP_MAX for PWMxL			
Mode 3		VH0 event		VL0 event			
		VH1 event		VL1 event			
	Highest	VTH event	Highest	VTL event			
Common		Just when Compare Match, CMP_x is changed to another value. → old CMP_x operation is taken.					
		CMP_x is changed, Compare		ens by new value.			
		→ new CMP_x operation is NOT taken. Just when Compare Match, CNT is forcibly changed to another value.					
		IP_x operation is taken.	iory changed	to another value.			
	Just when	CNT is forcibly changed, Cor		happens by new value.			
	→ new Cl	MP_x operation is NOT taken					

14.7 Operation Timing

(1) Compare Match Timing

Compare Match Timing is shown in Figure 14-10. Conditions of this example are

(i) Module System clock:1GHz

(ii) Count Up/Down Timing:1GHz

The CNT is changed by the Count Up/Down timing:1GHz, and Compare match is occurred at the end of the CNT value which same as CMP_X




Figure 14-10 Compare Match Timing

(2) CNT Clear Timing in Up Mode

The CNT Clear Timing in Up Mode is shown in Figure 14-11. Conditions of this example are

- (i) Module System clock :1GHz
- (ii) Count Up Timing:1GHz

The CNT is reloaded to the CMP _MIN value at the next CNT cycle of CMP_MAX value




Figure 14-11 Counter Clear Timing in Up Mode

- (3) CNT Up to Down changing Timing in Up-Down Mode
 - The CNT Changing Timing from Up count to Down count is shown in Figure 14-12. Conditions of this example are
 - (i) Module System clock:1GHz
 - (ii) Count Up/Down Timing:1GHz

The CNT first value in countdown operation is same as the CNT last value in count up operation. This means CMP_MAX value is kept in two cycles of the CNT Count Up/Down Timing.




Figure 14-12 Counter Up to Down Change Timing in Up-Down Mode

- (4) CNT Down to Up changing Timing in Up-Down Mode
 - The CNT Changing Timing from Down count to Up count is shown in Figure 14-13. Conditions of this example are
 - (i) Module System clock :1GHz
 - (ii) Count Up/Down Timing:1GHz

The CNT first value in count up operation is same as the CNT last value in countdown operation. This means CMP_MIN value is kept in two cycles of the CNT Count Up/Down Timing.




Figure 14-13 Counter Down to Up Change Timing in Up-Down Mode




Figure 14-14 Example Operation (PWM Mode 1 + Auto Dead Time Mode 0 + Up Mode + Buffer Mode)

Note1: Compare Match Judges should be executed every time. even just after re-load CNT.

Note2: Minimum Pulse width should be a period of counter updating (+/-1) clock (1ns at 1GHz). Very narrow pulse width might be disappeared due to rise/fall time.

 $Note 3: Actual\ toggling\ on\ PWMxH\ and\ PWMxL\ has\ latency\ delay\ from\ internal\ compare\ match\ events.$

14.8 Re-Trigger Operations

Each counter block can be configured as Re-Trigger operation Mode. Each Output Signal or Counter value can be retriggered by specified events. There are five Re-trigger operations, Mode A/B/C/D and Mask operation, which can control output levels of both PWMxH and PWMxL.

14.8.1 Events for re-trigger

There are twenty-two Events for re-trigger as shown in Table 14-4.

Table 14-4 Events for Re-trigger

No.	Source	Note
0	CPU Access	
1	reserved	
2	Trigger Pulse from Timer0_CMA	
3	Trigger Pulse from Timer1_CMA	
4	Trigger Pulse from Comparator 0	
5	Trigger Pulse from Comparator 1	
6	Trigger Pulse from Comparator 2	
7	Trigger Pulse from Comparator 3	
8	Event Positive Edge Signal from GPIO0	
9	Event Positive Edge Signal from GPIO1	
10	Event Positive Edge Signal from GPIO2	
11	Event Positive Edge Signal from GPIO3	
12	Event Negative Edge Signal from GPIO0	
13	Event Negative Edge Signal from GPIO1	
14	Event Negative Edge Signal from GPIO2	
15	Event Negative Edge Signal from GPIO3	
16	Trigger Pulse from Timer2_CM0	
17	Trigger Pulse from Timer3_CM0	
18	Trigger Pulse from Comparator 4	
19	Trigger Pulse from Comparator 5	
20	Event Positive Edge Signal from GPIO4	
21	Event Positive Edge Signal from GPIO5	
22	reserved	
23	Event Negative Edge Signal from GPIO4	
24	Event Negative Edge Signal from GPIO5	
25-31	reserved	

14.8.2 Re-Trigger Operation Mode A

In Re-Trigger Operation Mode A, the counter block operation will be as follows.

When specified event is detected, each PWM output signal will be changed to specified level, detail description of changing method is described in 14.8.7. And this status will continue without comparison operation until user stops the counter (CNT).




Figure 14-15 Re-Trigger Operation Mode A

14.8.3 Re-Trigger Operation Mode B

In Re-Trigger Operation Mode B, the counter block operation will be as follows.

When specified event is detected, each PWM output signal will be changed to specified level, detail description of changing method is described in 14.8.7. And this status will continue without comparison operation until the counter (CNT) reaches CMP_MIN. From the timing at CNT==CMP_MIN, the normal comparison operation starts again.





Figure 14-16 Re-Trigger Operation Mode B

14.8.4 Re-Trigger Operation Mode C

In Re-Trigger Operation Mode C, the counter block operation will be as follows.

When specified event is detected, each PWM output signal will be changed to specified level. And the counter (CNT) is immediately changed to as follows.

- (1) Up-Mode: Changed to CMP_MIN.
- (2) Up-Down Mode and during Up-Counting: Changed to CMP_MAX.
- (3) Up-Down Mode and during Down-Counting: Changed to CMP_MIN.







Figure 14-17 Re-Trigger Operation C

14.8.5 Re-Trigger Operation D

In Re-Trigger Operation Mode D, the counter block operation will be as follows.

When specified event is detected, during next counter (CNT) cycle from CMP_MIN to next CMP_MIN will not have comparison operation.



^{*}When Event occurs during No-Comparison period, No-Comparison period will be extended.

Figure 14-18 Re-Trigger Operation D

14.8.6 Re-Trigger Mask Operation

Re-Trigger event can be masked (ignored) if user desires. Start point of mask period is selected from output signal edges (PWMxH or PWMxL, rise or fall). Length of mask period is defined as Cycles of [Count Clock Frequency / 8] [Count Clock Frequency / 16] or [Count Clock Frequency / 32].




Figure 14-19 Re-Trigger Operation D

14.8.7 Detail method to change Waveform Level by Re-Trigger

According to PWM Mode, the Waveform Levels are changed by following manner. Specified value VTH is fix level for PWMxH and is determined by seting PWMnRTL. Specified value VTL is fix level for PWMxL and is determined by seting PWMnRTL.

Table 14-5 Method to change Waveform Level by Re-Trigger

Mode	PWMxH	PWMxL	Note
PWM Mode 0	Immediately Changed to specified	Immediately Changed to specified	
	value VTH.	value VTL.	
PWM Mode 1	Immediately Changed to specified	If DCND is matched to CMP_D,	
Auto Dead Time	value VTH.	changed to VTL.	
Mode 0	Start DCNTD from 0 until		
	CMP_D, and clear it.		
PWM Mode 1	If DCND is matched to CMP_D,	Immediately Changed to specified	
Auto Dead Time	changed to VTH.	value VTL.	
Mode 1		Start DCNTD from 0 until	
		CMP_D, and clear it.	
PWM Mode 2	Immediately Changed to specified	Immediately Changed to specified	
	value VTH.	value VTL.	
PWM Mode 3	Immediately Changed to specified	If DCND is matched to CMP_D,	
Auto Dead Time	value VTH.	changed to VTL.	
Mode 0	Start DCNTD from 0 until		
	CMP_D, and clear it.		
PWM Mode 3	If DCND is matched to CMP_D,	Immediately Changed to specified	
Auto Dead Time	changed to VTH.	value VTL.	
Mode 1		Start DCNTD from 0 until	
		CMP_D, and clear it.	

Note: For both Up-Mode and Up-Down-Mode.

14.9 Event Output

Each counter block has 3 event outputs.

PWMn EVENTO

PWMn EVENT1

PWMn TIMERSYNC (which resets Timer's Counter Value)

Each event can be selected from compare matches shown below.

CMP_MIN

CMP_MAX

VH1 match

VH0 match

VL1 match

VL0 match

Re-trigger(T)

CMP MIN event does not occur when UP count mode.

14.10 Interrupt Output

Each counter block has 2 interrupt outputs.

PWMnINT0

PWMnINT1

Each interrupt can be selected from compare matches shown below.

CMP MIN

CMP MAX

VH1 match

VH0 match

VL1 match

VL0 match

Re-trigger(T)

CMP_MIN interrupt does not occur when UP count mode.

14.11 Register Access

In the module, there are several 16bit registers such as BUF_xx, CMP_xx and CNT. When CPU or DSAC writes to these register, it should write LSB side register first. In the Low side write operation, the write value is stored in a dedicated temporary register, and when High side register is written next, the value in temporary register is transferred to Low side simultaneously. By this scheme, the entire bits in 16bit register are updated at same time.

Regarding 16bit width register of PWM assigned in SFR area, each Low Side (LSB Side) register and High Side (MSB Side) register for 16bit value is assigned on SAME address.

Regarding 16bit width register of PWM assigned in XDATA-Bus area, each Low Side (LSB Side) register and High Side (MSB Side) register for 16bit value is assigned independent contiguous address. The Low Side is on lower address, the High Side is on higher address, which follows Little-Endian manner.

Following operation is still important in Timer Function.

Regarding 16bit width register of PWM assigned in not only SFR area but also Data Area, in write access, 1st writing on the address reaches to Temporary Register for Low Side and 2nd writing reaches to High Side. At this 2nd access, Temporary and High Side data are transferred to both Low Side and High Side registers. In read access, 1st access gets Low Side data to the bus and High Side data to temporary register, and then 2nd read access receives High Side data from temporary register.

DSAC can read/write 16bit data at one time from/to BUF_xxx(mapped in SFR area) with 1-word access mode.




Figure 14-20 Scheme for writing 16 bit register

PWMnACSTS.XREGACS bit is the write access flag for XBUS register.

When PWMnACSTS.XREGACS=1, the XDATA-Bus register write operation is on-going. The next new write operation cannot be accepted. PWMnACSTS.XREGACS is set to 1'b1 when one of the PWMnH/LCR0/1, PWMnMODE, PWMnRTx and the High Side of CNTn, CMP_xxx and BUF_MIN/MAX is written. Please write these register when PWMnACSTS.XREGACS=0.

PWMnACSTS.SFRACS bit is the write access flag for SFRs. When PWMnACSTS.SFRACS=1, the SFR write opetration is on-going. PWMnACSTS.XREGACS is set to 1'b1 when the High Side of BUF_A/B/C/D register is written. BUF_A/B/C/D reisters can be written sequentially only once when PWMnACSTS.SFRACS=1. For example, writing BUF_Ax_L -> BUF_Ax_L -> BUF_Bx_L -> BUF_Bx_H -> BUF_Cx_L -> BUF_Cx_L -> BUF_Cx_L -> BUF_Dx_L -> BUF_Dx_L -> BUF_Dx_L -> BUF_Cx_L -> BUF_Cx

The previous XDATA-Bus register and SFR write operation spends 6 CPUCLKs + 24 PWM counter clocks.

14.12 Register Description

Table 14-6 XDATA-Bus common registers

Symbol	Address	Initial value
PWMENBL	0xF900	0x00
PWMCSC0	0xF901	0x33
PWMCSC1	0xF902	0x33
PWMCNTS	0xF903	0x00

Table 14-7 XDATA-Bus registers (each channel)

Symbol (CH n)	Address (CH 0)	Address (CH 1)	Address (CH 2)	Address (CH 3)	Initial value
PWMnCSS	0xF904	0xF944	0xF984	0xF9C4	0x00
PWMnEVO0	0xF905	0xF945	0xF985	0xF9C5	0x00
PWMnEVO1	0xF906	0xF946	0xF986	0xF9C6	0x00
PWMnEVOT	0xF907	0xF947	0xF987	0xF9C7	0x00
PWMnINTS0	0xF908	0xF948	0xF988	0xF9C8	0x00
PWMnINTS1	0xF909	0xF949	0xF989	0xF9C9	0x00
PWMnINTF	0xF90A	0xF94A	0xF98A	0xF9CA	0x00
PWMnACCLR	0xF90B	0xF94B	0xF98B	0xF9CB	0x00
PWMnACSTS	0xF90C	0xF94C	0xF98C	0xF9CC	0x00
CNTn_L	0xF910	0xF950	0xF990	0xF9D0	0x00
CNTn_H	0xF911	0xF951	0xF991	0xF9D1	0x00
CMP_An_L	0xF912	0xF952	0xF992	0xF9D2	0x00
CMP_An_H	0xF913	0xF953	0xF993	0xF9D3	0x00
CMP_Bn_L	0xF914	0xF954	0xF994	0xF9D4	0x00
CMP_Bn_H	0xF915	0xF955	0xF995	0xF9D5	0x00
CMP_Cn_L	0xF916	0xF956	0xF996	0xF9D6	0x00
CMP_Cn_H	0xF917	0xF957	0xF997	0xF9D7	0x00
CMP_Dn_L	0xF918	0xF958	0xF998	0xF9D8	0x00

Symbol (CH n)	Address (CH 0)	Address (CH 1)	Address (CH 2)	Address (CH 3)	Initial value
CMP_Dn_H	0xF919	0xF959	0xF999	0xF9D9	0x00
CMP_MINn_L	0xF91A	0xF95A	0xF99A	0xF9DA	0x00
CMP_MINn_H	0xF91B	0xF95B	0xF99B	0xF9DB	0x00
CMP_MAXn_L	0xF91C	0xF95C	0xF99C	0xF9DC	0x00
CMP_MAXn_H	0xF91D	0xF95D	0xF99D	0xF9DD	0x00
PWMnCNTMD	0xF920	0xF960	0xF9A0	0xF9E0	0x00
PWMnHCR0	0xF921	0xF961	0xF9A1	0xF9E1	0x00
PWMnLCR0	0xF922	0xF962	0xF9A2	0xF9E2	0x00
PWMnHCR1	0xF923	0xF963	0xF9A3	0xF9E3	0x00
PWMnLCR1	0xF924	0xF964	0xF9A4	0xF9E4	0x00
PWMnMODE	0xF925	0xF965	0xF9A5	0xF9E5	0x00
PWMnRTRG	0xF926	0xF966	0xF9A6	0xF9E6	0x00
PWMnRTRS	0xF927	0xF967	0xF9A7	0xF9E7	0x00
PWMnRTGC	0xF928	0xF968	0xF9A8	0xF9E8	0x00
PWMnRTL	0xF929	0xF969	0xF9A9	0xF9E9	0x00
PWMnRTMC	0xF92A	0xF96A	0xF9AA	0xF9EA	0x00
PWMnRTMP	0xF92B	0xF96B	0xF9AB	0xF9EB	0x00
BUF_MINn_L	0xF92C	0xF96C	0xF9AC	0xF9EC	0x00
BUF_MINn_H	0xF92D	0xF96D	0xF9AD	0xF9ED	0x00
BUF_MAXn_L	0xF92E	0xF96E	0xF9AE	0xF9EE	0x00
BUF_MAXn_H	0xF92F	0xF96F	0xF9AF	0xF9EF	0x00

Table 14-8 SFRs (each channel)

Symbol (CH n)	Address (CH 0)	Address (CH 1)	Address (CH 2)	Address (CH 3)	Initial value
BUF_An_L	0xE4	0xEC	0xF4	0xFC	0x00
BUF_An_H	0xE4	0xEC	0xF4	0xFC	0x00
BUF_Bn_L	0xE5	0xED	0xF5	0xFD	0x00
BUF_Bn_H	0xE5	0xED	0xF5	0xFD	0x00
BUF_Cn_L	0xE6	0xEE	0xF6	0xFE	0x00
BUF_Cn_H	0xE6	0xEE	0xF6	0xFE	0x00
BUF_Dn_L	0xE7	0xEF	0xF7	0xFF	0x00
BUF_Dn_H	0xE7	0xEF	0xF7	0xFF	0x00

14.12.1 PWMENBL

Regis	ter	PWMENBL		PWM Ena	able Control	Address	0xF900
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write only 0.		
6	reserv	ved	R	0	Read value is 0. Write only 0.		
5	reserv	ved	R/W	0	Read value is 0. Write only 0.		
4	reserv	ved	R/W	0	Read value is 0. Write only 0.		
3	PWM	IDE	R/W	0	Enable Counter Clock Source A~D		
2	PWM	I CE	R/W	0	0: Disable 1: Enable		
1	PWM	IBE	R/W	0			
0	PWM	IAE	R/W	0			

14.12.2 PWMCSC0

Regist	ter	PWMCSC0		PWM Clo	PWM Clock Source Control 0 Address		0xF901
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PWM	ICCB[3]	R/W	0	Clock source B Clock select	Clock source B Clock select	
6	PWM	ICCB[2]	R/W	0	Counter Clock Frequency =		
5	PWM	ICCB[1]	PLL2 Clock / (2 ^ PWMCCB[3:0])				
4	PWM	ICCB[0]	R/W	1	(Max 1GHz) Note: PWMCCB[3:0] should be 0x0~0x8. Do not set 0x9~0xF.		
3	PWM	ICCA[3]	R/W	0	Clock source A Clock select		
2	PWM	ICCA[2]	R/W	0	Counter Clock Frequency = PLL2 Clock / (2 ^ PWMCCA[3:0]) (Max 1GHz) Note: PWMCCA[3:0] should be 0x0~0x8. Do not set 0x9~0xF.		
1	PWM	ICCA[1]	R/W	1			
0	PWM	ICCA[0]	R/W	1			

14.12.3 PWMCSC1

Regis	ter	PWMCSC1		PWM Clo	PWM Clock Source Control 1 Address		0xF902	
Bit	Bit N	ame	R/W	Initial	Description		Note	
7	PWM	ICCD[3]	R/W	0	Clock source D Clock select			
6	PWM	ICCD[2]	R/W	0	Counter Clock Frequency =			
5	PWM	ICCD[1]	R/W	1	PLL2 Clock / (2 ^ PWMCCD[3:0])			
4	PWM	ICCD[0]	R/W	1	(Max 1GHz) Note: PWMCCD[3:0] should be 0 not set 0x9~0xF.			
3	PWM	ICCC[3]	R/W	0	Clock source C Clock select			
2	PWM	ICCC[2]	R/W	0	Counter Clock Frequency =			
1	PWM	ICCC[1]	R/W	1	PLL2 Clock / (2 ^ PWMCCC[3:0])			
0	PWM	ICCC[0]	R/W	1	(Max 1GHz) Note: PWMCCC[3:0] should be 0x0~0x8. Do not set 0x9~0xF.			

Note:

If PWMCCx[3:0] == 0x0, Counter Clock is PLL2 Clock (Max 1GHz).

If PWMCCx[3:0] == 0x1, Counter Clock is PLL2 Clock / 2

If PWMCCx[3:0] == 0x2, Counter Clock is PLL2 Clock / 4

. . .

If PWMCCx[3:0] == 0x7, Counter Clock is PLL2 Clock / 128

If PWMCCx[3:0] == 0x8, Counter Clock is PLL2 Clock / 256

If PWMCCx[3:0] == 0x9, Counter Clock is PLL2 Clock / 256

. . .

If PWMCCx[3:0] == 0xF, Counter Clock is PLL2 Clock / 256

14.12.4 PWMCNTS

Register PWMCN		NTS	PWM Counter Start Address		Address	0xF903	
Bit	Bit N	lame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R/W	0	Read value is 0. Write only 0.		
4	reser	ved	R/W	0	Read value is 0. Write only 0.		
3	PWM	ICSD	R/W	0	Source Clock Group D Counter Start/Stop 0: Stop 1: Start		
2	PWM	1CSC	R/W	0	Source Clock Group C Counter Start/Stop 0: Stop 1: Start		
1	PWM	ICSB	R/W	0	Source Clock Group B Counter Start/Stop 0: Stop 1: Start		
0	PWM	ICSA	R/W	0	Source Clock Group A Counter Start/Stop 0: Stop 1: Start		

The PWM channel counters which select the same clock source, can start simultaneously(synchronized). All of counters which select the same Clock source x(A/B/C/D) start by writing PWMCSx bit.

14.12.5 **PWMnCSS** (n=0~3)

Regist	er	PWM0CSS PWM Clos		PWM Clo	ock Source Select for Block0	Address	0xF904
Regist	er	PWM1CSS P		PWM Clo	ock Source Select for Block1	Address	0xF944
Regist	er	PWM2C	CSS	PWM Clo	ock Source Select for Block2	Address	0xF984
Regist	er	PWM3C	CSS	PWM Clo	ock Source Select for Block3	Address	0xF9C4
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write only 0.		
6	reserv	reserved R		0	Read value is 0. Write only 0.		
5	reserv	reserved R		0	Read value is 0. Write only 0.		
4	reserved R		0	Read value is 0. Write only 0.			
3	reserv	ved	R	0	Read value is 0. Write only 0.		
2	PWMCSS2 R/W		0	Clock Source Select			
1	PWMCSS1 R/W		0	- 000: Clock Source A 001: Clock Source B			
0	PWM	ICSS0	R/W	0	010: Clock Source C 011: Clock Source D others: do not write		

14.12.6 PWMnEVO0/1/T (n=0~3)

Regist	er	PWM0E	EVO0	PWM Ev	PWM Event0 Output for Block 0 Address		
Regist		PWM1E	EVO0	PWM Event0 Output for Block 1 Address			0xF945
Regist	er	PWM2EVO0		PWM Ev	ent0 Output for Block 2	Address	0xF985
Regist	er	PWM3EVO0		PWM Ev	ent0 Output for Block 3	Address	0xF9C5
Regist	er	PWM0E	EVO1	PWM Ev	ent1 Output for Block 0	Address	0xF906
Regist	er	PWM1E	EVO1	PWM Ev	ent1 Output for Block 1	Address	0xF946
Regist	er	PWM2E	EVO1	PWM Ev	ent1 Output for Block 2	Address	0xF986
Regist	er	PWM3E	EVO1	PWM Ev	ent1 Output for Block 3	Address	0xF9C6
Regist	er	PWM0E	EVOT	PWM Ev	ent to Timer for Block 0	Address	0xF907
Regist	er	PWM1EVOT		PWM Ev	ent to Timer for Block 1	Address	0xF947
Regist	er	PWM2E	EVOT	PWM Ev	ent to Timer for Block 2	Address	0xF987
Regist	er	PWM3E	EVOT	PWM Ev	ent to Timer for Block 3	Address	0xF9C7
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write only 0.		
6	EVT_	T	R/W	0	Event Output Source	from ODad	
5	EVT_	VH1	R/W	0	The Event Output is generated compare match events of CMP_xx		
4	EVT_	VH0	R/W	0	set to 1 select corresponding eve be ORed. Output event signal is pu		
3	EVT_	VL1	R/W	0	oc Oked. Output event signal is pt	nse snape.	
2	EVT_	VT_VL0 R/W		0			
1	EVT_	EVT_MAX R/W		0			
0	EVT_	MIN	R/W	0			

14.12.7 PWMnINTS0/1(n=0~3)

Regist	er	PWM0I	PWM0INTS0		PWM Interrupt 0 Select for Block 0 Address		
Regist	er	PWM1I	NTS0	PWM Interrupt 0 Select for Block 1 Address			0xF948
Regist	er	PWM2INTS0		PWM Inte	errupt 0 Select for Block 2	Address	0xF988
Regist	er	PWM3INTS0		PWM Inte	errupt 0 Select for Block 3	Address	0xF9C8
Regist	er	PWM0I	NTS1	PWM Inte	errupt 1 Select for Block 0	Address	0xF909
Regist	er	PWM1I	NTS1	PWM Into	errupt 1 Select for Block 1	Address	0xF949
Regist	er	PWM2INTS1		PWM Inte	errupt 1 Select for Block 2	Address	0xF989
Regist	ter PWM3INTS1		PWM Interrupt 1 Select for Block 3 Address		0xF9C9		
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write only 0.		
6	INT_	Γ	R/W	0	Interrupt Source		
5				U	_	ad aammana	
	INT_	VH1	R/W	0	The Interrupt Flag is set from OR match events of CMP_xx. These		
4	INT_' INT_'		R/W R/W		The Interrupt Flag is set from OR match events of CMP_xx. These select corresponding interrupt so	bits set to 1	
		VH0		0	The Interrupt Flag is set from OR match events of CMP_xx. These	bits set to 1	
4	INT_	VH0 VL1	R/W	0	The Interrupt Flag is set from OR match events of CMP_xx. These select corresponding interrupt so	bits set to 1	
4 3	INT_'	VH0 VL1 VL0	R/W R/W	0 0 0	The Interrupt Flag is set from OR match events of CMP_xx. These select corresponding interrupt so	bits set to 1	

14.12.8 **PWMnINTF**(n=0~3)

Regis	ter	PWM0I	NTF	PWM Int	errupt Flag for Block 0	Address	0xF90A
Regis	ter	PWM1I	NTF	PWM Interrupt Flag for Block 1 Address		0xF94A	
Regis	ter	PWM2I	NTF	PWM Int	PWM Interrupt Flag for Block 2 Address		0xF98A
Regis	ter	PWM3I	NTF	PWM Int	errupt Flag for Block 3	Address	0xF9CA
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	PWMIE1 R/W		R/W	0	Enable PWM Interrupt 1 0: Disable PWM Interrupt 1 1: Enable PWM Interrupt 1 (If both PWMIE1 and PEMIF1 interrupt request is generated.)	are set, the	
4	PWMIE0 R/W		R/W	0	Enable PWM Interrupt 0 0: Disable PWM Interrupt 0 1: Enable PWM Interrupt 0 (If both PWMIE0 and PEMIF0 are set, the interrupt request is generated.)		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	PWM	PWMIF1 R/C		0	PWM Interrupt Flag 1 Read 0: No request Read 1: Interrupt event selected by PWMxINTS1 is detected. Write 0: No effect Write 1: Clear the flag.		
0	PWMIF0 R/C		R/C	0	PWM Interrupt Flag 0 Read 0: No request	elected by	

14.12.9 PWMnACCLR (n=0~3)

Regist	er	PWM0	ACCL	PWM Ad Block()	ccess Counter Clear Register for	Address	0xF90B
Regist	er	PWM1 R	ACCL	Biotho	PWM Access Counter Clear Register for Block1 Address		0xF94B
Regist	Register PWM2.			PWM Ad Block2	PWM Access Counter Clear Register for Block2 Address		
Regist	er	PWM3.	ACCL	PWM Ad Block3	ccess Counter Clear Register for	Address	0xF9CB
Bit	Bit N	ame	R/W	Initial	Description		Note
6	CLRCPUACC W CLRDSAACC W			0	Clear SFR Access counter for CPU 0: No effect 1: Register CPU Access counter clear Read: No Request Write 0: No effect Write 1: Clear Register CPU Access (Clear SFR access counter for CPU Clear SFR Access counter for DSAC 0: No effect 1: Register DSAC Access counter clear Read: No Request Write 0: No effect Write 1: Clear Register DSAC Acces (Clear SFR access counter for DSAC	J.) ur ss counter.	
5	reserv	ved	R	0	Read value is 0. Write only 0.		
4	reserv	ved	R	0	Read value is 0. Write only 0.		
3	reserv	ved	R	0	Read value is 0. Write only 0.		
2	reserved R		R	0	Read value is 0. Write only 0.		
1	reserved R		R	0	Read value is 0. Write only 0.		
0	reserv	ved	R	0	Read value is 0. Write only 0.		

14.12.10 PWMnACSTS (n=0~3)

Regis	ster	PWM0	ACSTS	PWM Ac	ccess Status Register for Block0	Address	0xF90C
Regis	ster	PWM1	ACSTS	PWM Access Status Register for Block1 Address			0xF94C
Regis	ster	PWM2	ACSTS	PWM Ac	PWM Access Status Register for Block2 Address		
Regis	Register PWM3		ACSTS	PWM Ac	ccess Status Register for Block3	Address	0xF9CC
Bit	Bit N	Bit Name R/W Initial Description		Note			
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	SFRA	SFRACS R		0	SFR Access flag 0: Not accessing a SFR 1: Writing a SFR In case of writing the same SFR the following write access must be confirming SFRACS=0.		
0	XREGACS R		0	REG Access flag 0: Not accessing a XBUS register 1: Writing a XBUS register Please confirm XREGACS=0 be to XBUS register.	fore writing		

14.12.11 CNTn(n=0~3)

Regist	er	CNT0_L		Counter 0 LSB Side		Address	0xF910
Regist	er	CNT1_L		Counter 1 LSB Side		Address	0xF950
Regist	er	CNT2_L		Counter 2 LSB Side		Address	0xF990
Regist	er	CNT3_I	_	Counter 3 LSB Side		Address	0xF9D0
Bit	Bit N	lame R/W		Initial	Description		Note
7:0	CNT[[7:0] R/W		0	Counter LSB Side		

Regist	er	CNT0_F	ł	Counter 0	MSB Side	Address	0xF911
Regist	er	CNT1_H		Counter 1 MSB Side		Address	0xF951
Regist	er	CNT2_F	CNT2_H		Counter 2 MSB Side		0xF991
Regist	er	CNT3_F	ŀ	Counter 3 MSB Side		Address	0xF9D1
Bit	Bit N	Name R/W		Initial	Description		Note
7:0	CNT[15:8]	:8] R/W 0		Counter MSB Side		

Note: Address assignment for xxx_H and xxx_L should be based on "14.11 Register Access". Other registers should follow same manner.

14.12.12 CMP_xxxn(n=0~3)

Regist	er	CMP_MI	N0_L	CMP_MI	N for Block 0 LSB Side	Address	0xF91A
Regist	er	CMP_MI	N1_L	CMP_MI	N for Block 1 LSB Side	Address	0xF95A
Regist	er	CMP_MI	N2_L	CMP_MIN for Block 2 LSB Side		Address	0xF99A
Regist	er	CMP_MIN3_L		CMP_MI	N for Block 3 LSB Side	Address	0xF9DA
Regist	er	CMP_MA	AX0_L	CMP_MA	AX for Block 0 LSB Side	Address	0xF91C
Regist	er	CMP_MA	AX1_L	CMP_MA	AX for Block 1 LSB Side	Address	0xF95C
Regist	er	CMP_MA	AX2_L	CMP_MA	AX for Block 2 LSB Side	Address	0xF99C
Regist	er	CMP_MA	AX3_L	CMP_MA	AX for Block 3 LSB Side	Address	0xF9DC
Regist	er	CMP_A0	_L	CMP_A	for Block 0 LSB Side	Address	0xF912
Regist	er	CMP_A1	_L	CMP_A	for Block 1 LSB Side	Address	0xF952
Regist	er	CMP_A2	_L	CMP_A	for Block 2 LSB Side	Address	0xF992
Regist	er	CMP_A3	_L	CMP_A	for Block 3 LSB Side	Address	0xF9D2
Regist	er	CMP_B0	_L	CMP_B for Block 0 LSB Side		Address	0xF914
Regist	er	CMP_B1	_L	CMP_B f	For Block 1 LSB Side	Address	0xF954
Regist	er	CMP_B2	_L	CMP_B for Block 2 LSB Side		Address	0xF994
Regist	er	CMP_B3	_L	CMP_B for Block 3 LSB Side		Address	0xF9D4
Regist	er	CMP_C0	_L	CMP_C for Block 0 LSB Side		Address	0xF916
Regist	er	CMP_C1	_L	CMP_C f	for Block 1 LSB Side	Address	0xF956
Regist	er	CMP_C2	_L	CMP_C f	for Block 2 LSB Side	Address	0xF996
Regist	er	CMP_C3	_L	CMP_C f	For Block 3 LSB Side	Address	0xF9D6
Regist	er	CMP_D0	_L	CMP_D f	for Block 0 LSB Side	Address	0xF918
Regist	er	CMP_D1	_L	CMP_D f	for Block 1 LSB Side	Address	0xF958
Regist	er	CMP_D2	_L	CMP_D f	for Block 2 LSB Side	Address	0xF998
Regist	er	CMP_D3	_L	CMP_D f	for Block 3 LSB Side	Address	0xF9D8
Bit	Bit N		R/W	Initial	Description		Note
7:0	CMP_ [7:0]	_xxx	R/W	0	CMP_xxx LSB Side		
	[/.0]			l	1		

Regist	er	CMP_MI	INO_H	CMP_MI	N for Block 0 MSB Side	Address	0xF91B
Regist	er	CMP_MI	IN1_H	CMP_MI	N for Block 1 MSB Side	Address	0xF95B
Regist	er	CMP_MI	IN2_H	CMP_MIN for Block 2 MSB Side		Address	0xF99B
Regist	er	CMP_MI	IN3_H	CMP_MI	N for Block 3 MSB Side	Address	0xF9DB
Regist	er	CMP_MAX0_H		CMP_MA	AX for Block 0 MSB Side	Address	0xF91D
Regist	er	CMP_M	AX1_H	CMP_MA	AX for Block 1 MSB Side	Address	0xF95D
Regist	er	CMP_M	AX2_H	CMP_MA	AX for Block 2 MSB Side	Address	0xF99D
Regist	er	CMP_M	AX3_H	CMP_MA	AX for Block 3 MSB Side	Address	0xF9DD
Regist	er	CMP_A0	_H	CMP_A f	or Block 0 MSB Side	Address	0xF913
Regist	er	CMP_A1	_H	CMP_A f	for Block 1 MSB Side	Address	0xF953
Regist	er	CMP_A2	H	CMP_A f	for Block 2 MSB Side	Address	0xF993
Regist	er	CMP_A3	_H	CMP_A f	for Block 3 MSB Side	Address	0xF9D3
Regist	er	CMP_B0	_H	CMP_B for Block 0 MSB Side		Address	0xF915
Regist	er	CMP_B1	_H	CMP_B f	or Block 1 MSB Side	Address	0xF955
Regist	er	CMP_B2	_H	CMP_B for Block 2 MSB Side		Address	0xF995
Regist	er	CMP_B3	_H	CMP_B for Block 3 MSB Side		Address	0xF9D5
Regist	er	CMP_C0	_H	CMP_C for Block 0 MSB Side		Address	0xF917
Regist	er	CMP_C1	_H	CMP_C f	for Block 1 MSB Side	Address	0xF957
Regist	er	CMP_C2	_H	CMP_C f	or Block 2 MSB Side	Address	0xF997
Regist	er	CMP_C3	_H	CMP_C f	for Block 3 MSB Side	Address	0xF9D7
Regist	er	CMP_D0	 H	CMP_D f	for Block 0 MSB Side	Address	0xF919
Regist	er	CMP_D1	_H	CMP_D f	For Block 1 MSB Side	Address	0xF959
Regist	er	CMP_D2	H	CMP_D f	for Block 2 MSB Side	Address	0xF999
Regist	er	CMP_D3	3_H	CMP_D f	for Block 3 MSB Side	Address	0xF9D9
Bit	Bit N	ame	R/W	Initial	Description		Note
7:0	CMP_ [15:8]		R/W	0	CMP_xxx MSB Side		
<u> </u>	[15.0]		L		GEG VECA GG 1		

14.12.13 PWMnCNTMD(n=0~3)

Regist	er	PWM0CNTMD		PWM Co	unter Mode for Block0	Address	0xF920
Regist	er	PWM1CNTMD		PWM Co	unter Mode for Block1	Address	0xF960
Regist	er	PWM2CNTMD		PWM Co	unter Mode for Block2	Address	0xF9A0
Regist	er	PWM30	CNTMD	PWM Co	unter Mode for Block3	Address	0xF9E0
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	reserved		R	0	Read value is 0. Write only 0.		
0	PWM	ICM	R/W	0	Counter Block 3~0 Mode 0: Up Mode 1: Up-Down Mode		

14.12.14 PWMnHCR0(n=0~3)

Regist	ter	PWM0I	HCR0	PWM0H	Output Control 0	Address	0xF921
Regist	ter	PWM1I	HCR0	PWM1H	M1H Output Control 0 Address		0xF961
Regist	Register PWM2HCR0		HCR0	PWM2H	Output Control 0	Address	0xF9A1
Regist	ter	PWM3I	HCR0	PWM3H	Output Control 0	Address	0xF9E1
Bit	Bit Name R/W		Initial	Description	Description		
7	PWM_	_MAX1	R/W	0	Output Control at CMP_MAX	match for	
6	PWM_MAX0 R/W		0	PWMxH 00: No Change (NOP) 01: Set Low 10: Set High 11: Toggle			
5	PWM_	_MIN1	R/W	0	Output Control at CMP_MIN match for		
4	PWM_MINO R/W		0	PWMxH. Effective only in up-down counter mode. 00: No Change (NOP) 01: Set Low 10: Set High 11: Toggle			
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	PWM_	_SET1	W	0	Initialize Output Level for PWMxl	Н	
0	PWM_SET0 W		0	00: No Change (NOP) 01: Set Low 10: Set High 11: do not write Write to these bits will change output level with the higher priority than any other compare matches which change output level. Read values of these bits are always Zero.			

14.12.15 PWMnLCR0(n=0~3)

Regis	ter PWM0LCR0		PWM0L	PWM0L Output Control 0 Address		0xF922	
Regis	ter	PWM1I	CR0	PWM1L	PWM1L Output Control 0 Address		
Regis	gister PWM2LCR0		PWM2L	Output Control 0	Address	0xF9A2	
Regis	ter	PWM3I	CR0	PWM3L	Output Control 0	Address	0xF9E2
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PWM_	_MAX1	R/W	0	Output Control at CMP_MAX	match for	
6	PWM_MAX0 R/W		0	PWMxL 00: No Change (NOP) 01: Set Low 10: Set High 11: Toggle			
5	PWM_MIN1 R/W		R/W	0	Output Control at CMP_MIN match for		
4			R/W	0	PWMxL. Effective only in up-down counter mode. 00: No Change (NOP) 01: Set Low 10: Set High 11: Toggle		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	PWM_	_SET1	W	0	Initialize Output Level for PWMxl	L	
0	PWM_SET0 W		0	- 00: No Change (NOP) 01: Set Low 10: Set High 11: do not write Write to these bits will change output level with the higher priority than any other compare matches which change output level. Read values of these bits are always Zero.			

14.12.16 PWMnHCR1 (n=0~3)

Regist	ter	PWM0H	ICR1	PWM0H Output Control 1		Address	0xF923
Regist	ter	PWM1F	ICR1	PWM1H Output Control 1		Address	0xF963
Regist	ter	PWM2F	ICR1	PWM2H	Output Control 1	Address	0xF9A3
Regist	ter	PWM3H	ICR1	PWM3H	Output Control 1	Address	0xF9E3
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	VH1[1	.]	R/W	0	Output Level VH1		
2	VH1[0)]	R/W	0	00: No Change (NOP) 01: Set Low 10: Set High 11: Toggle		
1	VH0[1	.]	R/W	0	Output Level VHO		
0	VH0[0	0]	R/W	0	00: No Change (NOP) 01: Set Low 10: Set High 11: Toggle		

Do not write this register during PWMnACSTS.XREGACS=1.

14.12.17 PWMnLCR1 (n=0~3)

Regist	ster PWM0I		.CR1	PWM0L Output Control 1		Address	0xF924
Regist	er	PWM1LCR1		PWM1L	Output Control 1	Address	0xF964
Regist	er	PWM2I	CR1	PWM2L	Output Control 1	Address	0xF9A4
Regist	er	PWM3I	CR1	PWM3L	Output Control 1	Address	0xF9E4
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reserved		R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	VL1[1]	R/W	0	Output Level VL1		
2	VL1[0]		R/W	0	00: No Change (NOP) 01: Set Low 10: Set High 11: Toggle		
1	VL0[1]	R/W	0	Output Level VL0		
0	VL0[0		R/W	0	00: No Change (NOP) 01: Set Low 10: Set High 11: Toggle		

14.12.18 PWMnMODE (n=0~3)

Regist	er	PWM0N	MODE	PWM0 O	peration Mode	Address	0xF925
Regist	er	PWM1N	MODE	PWM1 O	PWM1 Operation Mode Address		
Regist	er	PWM2N	MODE	PWM2 O	PWM2 Operation Mode Address		
Regist	er	PWM3N	MODE	PWM3 Operation Mode		Address	0xF9E5
Bit	Bit N	ame	R/W	Initial	Description	Note	
7	ADM R/W		R/W	0	Auto Dead Time Mode 0: Auto Dead Time Mode 0 1: Auto Dead Time Mode 1 (Effective only in PWM Mode 1, 3)		
6	BUFM R/V		R/W	0	Buffer Mode 0: Direct Mode 1: Buffer Mode (Effective only in PWM Mode 0, 1) (PWM Mode 2, 3 are usually in Buffer Mode regardless of this bit.)		
5	UDB	UDBM1 R/W		0	Buffering Timing in Up-Down Mo	ode	
4	UDBM1 R/W UDBM0 R/W		0	In Up-Down Mode, specify which the transfer timing from BUFxx to {UDBM1:UDBM0} 00: reserved 01: Top Timing 10: Bottom Timing 11: Both Top and Bottom Timing This field has its meaning only i Mode and Buffer Mode. Note: In Up Mode, transfer t BUFxx to CMPxx is only at the c timing.	CMPxx. n Up-Down iming from		
3	reserv	ved	R	0	Read value is 0. Write only 0.		
2	reserv	ved	R	0	Read value is 0. Write only 0.		
0	PWMMD1 R/W PWMMD0 R/W		0	PWM Mode 00: PWM Mode 0 01: PWM Mode 1 10: PWM Mode 2 11: PWM Mode 3			

14.12.19 PWMnRTRG(n=0~3)

Regist	ter	PWM0RTRG		PWM Re-Trigger Mode for Block 0 Addres		Address	0xF926
Regist	ter	PWM1F	RTRG	PWM Re-Trigger Mode for Block 1		Address	0xF966
Regist	ter	PWM2F	RTRG	PWM Re	e-Trigger Mode for Block 2	Address	0xF9A6
Regist	ter	PWM3F	RTRG	PWM Re	e-Trigger Mode for Block 3	Address	0xF9E6
Bit	Bit N	ame	R/W	Initial	Description		Note
7	PWM	RTE	R/W	0	Re-Trigger Enable 0: Disable 1: Enable		
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reserved		R	0	Read value is 0. Write only 0.		
1	PWMRTM1		R/W	0	Re-Trigger Mode 00: Re-Trigger Mode A		
0	PWM	RTM0	R/W	0	01: Re-Trigger Mode B 10: Re-Trigger Mode C 11: Re-Trigger Mode D		

Do not write this register during PWMnACSTS.XREGACS=1.

14.12.20 PWMnRTRS (n=0~3)

Regist	er	PWM0F	RTRS	PWM Re-Trigger Select for Block 0		Address	0xF927
Regist	er	r PWM1RTRS		PWM Re	-Trigger Select for Block 1	Address	0xF967
Regist	ter PWM2RTRS		RTRS	PWM Re	-Trigger Select for Block 2	Address	0xF9A7
Regist	er	PWM3F	RTRS	PWM Re	-Trigger Select for Block 3	Address	0xF9E7
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	reserved		R	0	Read value is 0. Write only 0.		
6	reserv	ved	R	0	Read value is 0. Write only 0.		
5	reserv	ved	R	0	Read value is 0. Write only 0.		
4	PWM	RTS4	R/W	0	Re-Trigger Event Select		
3	PWM	RTS3	R/W	0	~		
2	PWM	PWMRTS2		0	01111: Event No.31 See Table 14-4.		
1	PWM	RTS1	R/W	0	SCC 1 auto 14-4.		
0	PWM	RTS0	R/W	0			

14.12.21 PWMnRTGC (n=0~3)

Regist	er	PWM0F	RTGC	PWM Re	-Trigger by CPU for Block 0	Address	0xF928
Regist	er	PWM1RTGC		PWM Re	-Trigger by CPU for Block 1	Address	0xF968
Regist	er	PWM2F	RTGC	PWM Re	-Trigger by CPU for Block 2	Address	0xF9A8
Regist	er	PWM3F	RTGC	PWM Re	-Trigger by CPU for Block 3	Address	0xF9E8
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	reserv	ved	R	0	Read value is 0. Write only 0.		
5	reserv	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	reserved R		0	Read value is 0. Write only 0.			
0	PWM	RTGC	R/S	0	CPU Re-Trigger Read Value is 0. Write 0 is NOP Write 1: Issue Re-trigger is P' configured as Re-Trigger by CPU.		

14.12.22 PWMnRTL (n=0~3)

Regist	ter PWM0RTL		RTL	PWM0 R	e-Trigger Output Control	Address	0xF929
Regist	er	PWM1F	RTL	PWM1 R	e-Trigger Output Control	Address	0xF969
Regist	er	PWM2F	RTL	PWM2 R	e-Trigger Output Control	Address	0xF9A9
Regist	er	PWM3F	RTL	PWM3 R	e-Trigger Output Control	Address	0xF9E9
Bit	Bit Name R/W		R/W	Initial	Description		Note
7		MAX[1] MAX[0]	R/W R/W	0	PWMxH Output Control at Re-Tr C for CMP_MAX 00: No Change (NOP)	rigger mode	
					00: No Change (NOP) 01: Set Low 10: Set High 11: Don't set		
5	VTL_l	MAX[1]	R/W	0	PWMxL Output Control at Re-Tr	rigger mode	
4	VTL_MAX[0] R/W		R/W	0	C for CMP_MAX 00: No Change (NOP) 01: Set Low 10: Set High 11: Don't set		
3	VTH[1	1]	R/W	0	PWMxH Output Control at Re-Trigger mode		
2	VTH[0] R/W		R/W	0	A and B PWMxH Output Control at Re-Trigger mode C for CMP_MIN 00: No Change (NOP) 01: Set Low 10: Set High 11: Don't set		
1	VTL[1	.]	R/W	0	PWMxL Output Control at Re-Tr	rigger mode	
0	VTL[0] R/W		0	A and B PWMxL Output Control at Re-Tr C for CMP_MIN 00: No Change (NOP) 01: Set Low 10: Set High 11: Don't set			

14.12.23 PWMnRTMC (n=0~3)

Regis	ter	PWM0F	RTMC	PWM0 Re-Trigger Mask Control Address			0xF92A
Regis	ter	PWM1RTMC		PWM1 R	e-Trigger Mask Control	Address	0xF96A
Regis	ter	PWM2F	RTMC	PWM2 R	e-Trigger Mask Control	Address	0xF9AA
Regis	ter	PWM3F	RTMC	PWM3 R	e-Trigger Mask Control	Address	0xF9EA
Bit	Bit N	ame	R/W	Initial	Description		Note
7	RTM	ΙE	R/W	0	Re-Trigger Mask Enable 0: Disable, 1: Enable		
6	reser	ved	R	0	Read value is 0. Write only 0.	ad value is 0. Write only 0.	
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	RTM		R/W	0	Re-Trigger Period Clock Source 00: [Count Clock Frequency / 8]		
2	RTM	RTMC0 R/		0	01: [Count Clock Frequency / 16] 10: [Count Clock Frequency / 32] 11: Reserved		
0	RTM RTM		R/W R/W	0	Re-Trigger Mask Start Point 00: from PWMxH Rising Edge 01: from PWMxH Falling Edge 10: from PWMxL Rising Edge		
					11: from PWMxL Falling Edge		

Do not write this register during PWMnACSTS.XREGACS=1.

14.12.24 PWMnRTMP (n=0~3)

Regist	er	PWM0F	RTMP	PWM0 R	e-Trigger Mask Period	Address	0xF92B
Regist	er	PWM1F	RTMP	PWM1 R	e-Trigger Mask Period	Address	0xF96B
Regist	rister PWM2RTMP		PWM2 R	e-Trigger Mask Period	Address	0xF9AB	
Regist	egister PWM3RTMP		PWM3 R	e-Trigger Mask Period	Address	0xF9EB	
Bit	Bit N	Bit Name R/W Initial Description			Note		
7	RTM	P7	R/W	0	Re-Trigger Mask Period		
6	RTM	P6	R/W	0	Period = Cycle of Clock Source (specified by RTMC[1:0])		
5	RTM	P5	R/W	0			
4	RTM	P4	R/W	0	x (RTMP[7:0] + 1)		
3	RTM	P3	R/W	0			
2	RTM	RTMP2 R/W		0			
1	RTM	RTMP1 R/W		0			
0	RTM	P0	R/W	0			

14.12.25 BUF_MIN/MAXn(n=0~3)

Regist	er	BUF_MIN0_L		BUF_MIN for Block 0 LSB Side		Address	0xF92C
Regist	er	BUF_MIN1_L		BUF_MI	N for Block 1 LSB Side	Address	0xF96C
Regist	er	BUF_MI	N2_L	BUF_MI	N for Block 2 LSB Side	Address	0xF9AC
Regist	er	BUF_MI	N3_L	BUF_MI	N for Block 3 LSB Side	Address	0xF9EC
Regist	er	BUF_MAX0_L		BUF_MAX for Block 0 LSB Side		Address	0xF92E
Regist	er	BUF_MA	AX1_L	BUF_MA	X for Block 1 LSB Side	Address	0xF96E
Regist	er	BUF_MA	AX2_L	BUF_MA	X for Block 2 LSB Side	Address	0xF9AE
Regist	Register BUF_MA		AX3_L	BUF_MA	X for Block 3 LSB Side	Address	0xF9EE
Bit	Bit N	Iame R/W		Initial	Description		Note
7:0	BUF_ [7:0]	UF_xxx :0]		0	BUF_xxx LSB Side		

Do not write this register during PWMnACSTS.XREGACS=1.

Regist	er	BUF_MI	N0_H	BUF_MI	N for Block 0 MSB Side	Address	0xF92D
Regist	er	BUF_MIN1_H		BUF_MI	N for Block 1 MSB Side	Address	0xF96D
Regist	er	BUF_MI	N2_H	BUF_MI	N for Block 2 MSB Side	Address	0xF9AD
Regist	er	BUF_MI	N3_H	BUF_MI	N for Block 3 MSB Side	Address	0xF9ED
Regist	er	BUF_MAX0_H		BUF_MAX for Block 0 MSB Side		Address	0xF92F
Regist	er	BUF_MA	AX1_H	BUF_MA	X for Block 1 MSB Side	Address	0xF96F
Regist	er	BUF_MA	AX2_H	BUF_MAX for Block 2 MSB Side		Address	0xF9AF
Regist	er	BUF_MAX3_		BUF_MA	X for Block 3 MSB Side	Address	0xF9EF
Bit	Bit N	ame R/W		Initial	Description		Note
7:0	BUF_ [15:8]	- I R/W		0	BUF_xxx MSB Side		

14.12.26 BUF_A/B/C/Dn (n=0~3)


Register		BUF_A0	_L	BUF_A fo	or Block 0 LSB Side	Address	0xE4
Register		BUF_A1	_L	BUF_A fo	or Block 1 LSB Side	Address	0xEC
Register		BUF_A2_L		BUF_A fo	or Block 2 LSB Side	Address	0xF4
Register		BUF_A3_L		BUF_A fo	or Block 3 LSB Side	Address	0xFC
Register		BUF_B0	_L	BUF_B fo	or Block 0 LSB Side	Address	0xE5
Register		BUF_B1	_L	BUF_B fo	or Block 1 LSB Side	Address	0xED
Register		BUF_B2	_L	BUF_B fo	or Block 2 LSB Side	Address	0xF5
Register		BUF_B3	_L	BUF_B fo	or Block 3 LSB Side	Address	0xFD
Register		BUF_C0_L		BUF_C for Block 0 LSB Side		Address	0xE6
Register		BUF_C1	_L	BUF_C fo	or Block 1 LSB Side	Address	0xEE
Register		BUF_C2	_L	BUF_C fo	or Block 2 LSB Side	Address	0xF6
Register		BUF_C3	_L	BUF_C for Block 3 LSB Side		Address	0xFE
Register		BUF_D0	_L	BUF_D fo	or Block 0 LSB Side	Address	0xE7
Register		BUF_D1	_L	BUF_D fo	or Block 1 LSB Side	Address	0xEF
Register		BUF_D2_L		BUF_D for Block 2 LSB Side		Address	0xF7
Register BUF_D3_L		BUF_D for Block 3 LSB Side		Address	0xFF		
Bit	Bit N	ame	R/W	Initial	Initial Description		Note
1 / (1)	BUF_ [7:0]	F_xxx l] R/W		0	BUF_xxx LSB Side		

Register BUF		BUF_A0	_H	BUF_A fo	or Block 0 MSB Side	Address	0xE4
Register BUF_A1		_H	BUF_A fo	or Block 1 MSB Side	Address	0xEC	
Register		BUF_A2_H		BUF_A fo	or Block 2 MSB Side	Address	0xF4
Register BUF_A3_H		_H	BUF_A for Block 3 MSB Side		Address	0xFC	
Regist	er	BUF_B0	_H	BUF_B fo	or Block 0 MSB Side	Address	0xE5
Regist	er	BUF_B1	_H	BUF_B fo	or Block 1 MSB Side	Address	0xED
Regist	er	BUF_B2	_H	BUF_B fo	or Block 2 MSB Side	Address	0xF5
Register		BUF_B3	_H	BUF_B for Block 3 MSB Side		Address	0xFD
Register		BUF_C0_H		BUF_C for Block 0 MSB Side		Address	0xE6
Register		BUF_C1_H		BUF_C for Block 1 MSB Side		Address	0xEE
Register		BUF_C2_H		BUF_C fo	or Block 2 MSB Side	Address	0xF6
Register		BUF_C3	_H	BUF_C fo	or Block 3 MSB Side	Address	0xFE
Register		BUF_D0	_H	BUF_D fo	or Block 0 MSB Side	Address	0xE7
Register		BUF_D1	_H	BUF_D fo	or Block 1 MSB Side	Address	0xEF
Register		BUF_D2_H		BUF_D for Block 2 MSB Side		Address	0xF7
Register		BUF_D3_H		BUF_D for Block 3 MSB Side		Address	0xFF
Bit	Bit N	ame	R/W Initial Description			Note	
7:0 BUF_xxx [15:8]		R/W	0	BUF_xxx MSB Side			

 BUF_xn_H/L registers are mapped same address. The first access to its address is for BUF_xn_L , the second access is for BUF_xn_H .

In case of writing the same SFR sequentially, the following write access must be issued after confirming SFRACS=0. PWMnACSSTS.SFRSTS does not become 1 by writing to BUF_xn_L register.

14.13 Example to configure PWM



14.14 Caution of Operation

14.14.1 Restrictions about Auto Dead Time Mode of PWM


(1) Description

When PWM is operating in Auto Dead Time Mode(PWMnMODE.PWMMD[1: 0]='b01 or 'b11), the count operation of the Dead Time counter is not performed correctly when one of the following conditions is satisfied. As a result, Compare match is not detected correctly between Dead Time counter and Compare Match registers. So, Output waveform of PWM, interrupt signal from PWM and an event from PWM by compare match of the above operation are not generated correctly.

(2) Conditions

(Case A) While Dead Time counter is operating, another event, which starts Dead Time Counting again, exists within a 1-8 count cycles earlier than end timing of Dead Time Counting (Figure A):

(Case B) When PWM Counter is in Up mode(PWMnCNTMD.PWMCM='b0), start timings of same Dead Time Counter exist more than two times within 8 count cycles (Figure B):



(3) Countermeasure

(A) As a countermeasure of condition A, please apply either of following two methods.

- Do not start Dead Time count again, during it is still incrementing.
- If Dead Time Counter should start again during it is still incrementing, Dead Time counter should be started again earlier than 8 count cycles before Dead Time counting would be finished.
- (B) As a countermeasure of condition B, please take interval between first Dead Time count start timing and a second count start timing of Dead Time Counter more than 8 count cycles.

14.14.2 Restriction about PWM Mode 2/3 (Phase Shift Mode)

(1) Description

When PWM is used in Mode 2 or 3 (PWMnMODE.PWMMD[1:0] ='b01 or 'b11), Update of CMP_B by CMP_A match and Update of CMP_D by CMP_C may not be expected if the following conditions are met.

- (2) Conditions
 - (A) When the differences between CMP_MIN register and CMP_A/C register are smaller than 8 counts; CMP_A/C CMP_MIN <8
 - (B) When the value of CMP_A and BUF_A register are not equal, or the value of CMP_C register and BUF_C register are not equal.

$$(CMP_A != BUF_A)$$
 or $(CMP_C != BUF_C)$

(3) Countermeasure

Please configure that CMP_A and CMP_C register meet the following conditions.

- i) $CMP_A CMP_MIN >= 8$
- ii) $CMP_C CMP_MIN >= 8$

PWM Mode2 and 3 work in Buffer Mode. Therefore, it is necessary for the BUF_A and BUF_C register to meet the following conditions.

- iii) BUF_A CMP_MIN >= 8
- iv) $BUF_C CMP_MIN >= 8$

The value of BUF_MIN register is copied to CMP_MIN register when CNT==CMP_MAX. Therefore, please also set the BUF_MIN with satisfying above conditions (i~iv) while PWM is operating.

14.14.3 Restriction about PWM Re-Trigger Mode

Description

- (A) During "No-Comparison" period of Re-Trigger Mode A/B/D;
 - Each pin level of PWMxL/H is not changed by each compare match.
 - Each event output is not generated by each compare match.
 - Each Interrupt Flag(PWMINTF.PWMIF0/1) is not set by each compare match.
 - Each Dead Time counter starts normally even in the period of "No-Comparison".
 - Each CMP-x register in buffer mode are updated normally in the period of "No-Comparison"
- (B) During "No-Comparison" period of Re-Trigger B;
 - End timing of "No-Comparison" period delays maximum 8count cycles from CMP MIN.
 - CMP MIN event during "No-Comparison" period is not detected.
- (C) During "No-Comparison" period of Re-Trigger D;
 - Start timing of "No-Comparison" period delays maximum 8count cycles from CMP MIN.
 - End timing of "No-Comparison" period delays maximum 8count cycles from CMP_MIN.
 - While CMP_MIN event at start timing of "No-Comparison" period is detected, CMP_MIN event at end timing of "No-Comparison" period is NOT detected.

Figure 14-21 shows "No-Comparison" period of retrigger mode B/D.




Figure 14-21 No-Comparison period

14.14.4 Restriction about PWM Re-Trigger Mask

Description

The start timing of Re-Trigger Mask is 4-20 count cycles earlier than toggle timing of PWM output pin which is selected by PWMxRTMC.RTMS[1:0] bit.




Figure 14-22 Retrigger Mask Timing

PWMxRTMC.RTMS[1:0]=2'b00(In case of PWMH rising)

Control logic which judges the start of Re-Trigger Mask does not directly watch toggle operation of PWM output terminal itself, but watches internal state of PWM module.

This internal state reflects PWM output terminal after more than 4 count cycles at least.

The maximum delay between the internal state for PWM toggle control and start timing of Re-Trigger Mask is about 20 count cycles, which depends on semiconductor process, power supply voltage and ambient temperature, though.

Please set the Re-Trigger Mask procedure with considering above.

15. Watch Dog Timer

15.1 Overview

Overview of the WDT module is described below.

- WDT is a timer that monitors timer counter to prevent system from clash.
- There is the watchdog timer mode and interval timer mode.
- In watchdog timer mode, if timer overflows, internal modules are reset.
- In interval timer mode, if timer overflows, interval timer interrupt is generated.
- It is necessary for WDT to set a predetermined value to the guard register, because the register will not be rewritten easily.
- Maximum time to overflow the counter takes about 11 seconds at CLKSLOW=25MHz.




Figure 15-1 WDT Block Diagram

15.2 Register Description

Table 15-1 WDT Control Registers

Symbol	Name	Address	initial value
WTCNT	Watchdog Timer Counter	0xFE80	0x00
WTCSR	Watchdog Timer Control/Status	0xFE81	0x00
WTGRD	Watchdog Timer Reg. access GUARD	0xFE82	0x00

15.2.1 WDT Control register

Register		WTCNT		Watchdog Timer Counter		Address	0xFE80
Bit	Bit Name R/W Initial Description		Note				
7	WTCNT[7:0] R/W		0	Set WDT counter start value.			
6					When an overflow occurs, it generates a reset in watchdog timer mode and an interrupt in interval		
5					time mode.		
4	7						
3							
2							
1							
0							

When TME is set to 1, WTCNT starts counting by the internal clock being selected in CKS[2:0] bits of WTCSR. When TME is set to 0, WTCSR holds the counter value and WTCNT stops counting.

When the instruction execution of CPU is stopped by the OCD(e.g. STOP or the resource access of the LSI command is issued by OCD), WTCNT stops counting.

Regis	ter	WTCSR		Watchdog Timer Control/Status Address		0xFE81		
Bit	Bit N	ame	R/W	Initial	Description			Note
7	TME		R/W	0	Timer enable 0: Count-up stops and 1: Timer enabled	0: Count-up stops and WTCNT value is retained.		
6	TM		R/W	0	Timer Mode 0: Used as Interval tim 1: Used as Watchdog t	0: Used as Interval timer		
5	Reser	ved	R	0	Read value is 0. Wri	Read value is 0. Write only 0.		
4	WOVF R/C		0	Watchdog Timer Overflow Read 0: No overflow 1: WTCNT has overflowed in watchdog timer mode Write 0: not clear 1: this bit clear				
3	IOVE	7	R/C	0	Interval Timer Overflow Read 0:No overflow 1:WTCNT has overflowed in interval timer mode Write 0:not clear 1:Clear this bit			
2-0	CKS[CKS[2:0] R/W 0 WTCNT Clock Select Division Ratio Period(CLKSLOW=25MHz) 000: 1/(2^13) 328us 001: 1/(2^14) 655us 010: 1/(2^15) 1.31ms 011: 1/(2^16) 2.62ms 100: 1/(2^17) 5.24ms 101: 1/(2^18) 10.5ms 110: 1/(2^19) 21.0ms 111: 1/(2^20) 41.9ms						

- Before switching the CKS[2:0], TME is cleared to 0, and WTCNT is stops counting.
- When WTCNT overflows, xOVF is not initialized by the FLC_RST_N(WDT_INT_N). Therefore, WOVF(IOVF) must be cleared after FLC_RST_N(WDT_INT_N) negated.

Register		WTGRD		Watchdog Timer Reg. access GUARD Address		Address	0xFE82
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	WTGRD[7:0]		R/W	0	Key code should be written into WTGRD in order to write value into WTCNT/WTCSR		
6					Initial value 00 or other should be w	ritten into	
5					WTCNT. Setting data for operation be written into WTCSR.	mode should	
4	7				After written into WTCNT/WTCSR should be cleared.	, WTGRD	
3			key code	key code			
2	7				WTCNT: 0x5A WTCSR: 0xA5		
1							
0							

15.3 Reset diagram




Figure 15-2 Reset diagram

15.4 Interrupt diagram




Figure 15-3 Interrupt diagram

15.5 Prescaler




Figure 15-4 Time Chart of Prescaler




Figure 15-5 Prescaler operation

15.6 Operation

15.6.1 How to write into WTCNT and WTCSR

- While WTGRDs' value is not either 0x5A or 0xA5, WTCNT and WTCSR are not changed by operation to write.
- If 0x5A is written into WTGRD, it is able to be written value into WTCNT. In Figure 15-6, 0x00 is written into WTCNT.
- If 0xA5 is written into WTGRD, it is able to be written value into WTCSR.In Figure 15-6, WTCSR.TM is written to 1 and WTCSR.TME is written to 1.




Figure 15-6 How to write into WTCNT and WTCSR

15.6.2 Watch dog timer mode

- When TME is set to 1, the timer starts up-count.
- During the normal operation, it is necessary to write 0x5A into WTGRD register regularly in the time when WTCNT does not overflow and avoid reset "FLC_RST_N" occurrence.
- When the timer overflows, it continues up-counting and the internal reset "FLC_RST_N" occur.
- Reset term takes 64clk(2.56us : CLKSLOW = 25MHZ).
- After reset is finished, please clear a flag by writing WOVF to 1.
- If WOVF is not cleared, the next watch dog timer resets "FLC_RST_N" will not be generated.
- When TME is set to 0, the timer stops counting and holds the counter value. If TME is set to 1, the timer starts again from the held value.
- If the value is written into WTCNT while counting, the timer starts upcount from this value.




Figure 15-7 Watch Dog Timer Operation

15.6.3 Interval Timer Mode

- Interval timer generates an interrupt request for interval interrupt.
- Initial interval period is the time which WTCNT up-counts from 0x00 to overflow.
- Method to change the interval period is to change setting of WTCSR.CKS[2:0].
- If interrupt is generated every term which is shorter than the initial period, initial value should be written into WTCNT on entering interrupt routine. The time to write initial value is very shorter than the count unit of WTCNT
- When TME is set to 1, the timer starts up-count.
- When the counter overflows, the interrupt is generated and WTCNT is reset.
- The interrupt flag should be cleared to write "1" into WOVF in interrupt routine.




Figure 15-8 Interval Timer Operation

Usage method




Figure 15-9 WDT Operation Concept

16. 16 bit Timer (TMR)

16.1 Overview

This LSI has an on-chip 16 bit timer module (TMR0 ,TMR1, TMR2 and TMR3) with four channels operating on the basis of a 16 bit counter. Table 16-1 describes the overview of the TMR function. Figure 16-1 shows the block diagram of TMR

Table 16-1 Overview

Item	Specification			
Number of channels	4			
	ch0 and ch1 are operated as 32bit timer(cascade mode).			
	ch2 and ch3 are operated as 32bit timer(cascade mode).			
Input/Output	TIOAn(n=0-3) CMPA input capture /phase A input for phase count mode			
	/ compare match output A			
	TIOBn(n=0-3) CMPB capture input/phase B input for phase count mode /			
	compare match output B			
	TICn(n=2/3) phase Z input for phase count mode			
Operation mode	Normal mode(cascade mode, input capture, compare match output)			
	Phase counting mode(cascade mode, input capture)			
Normal mode	Counter clock			
	CLKFAST/ 1, 4, 16, 64, 256, 1024, 4096, 16384			
	Capture event			
	CMPA: TIOAn input(rise/fall/both), compare match A/B of TMR0,1,			
	Comparator 0 -5 events			
	CMPB: TIOBn input(rise/fall/both), compare match A/B of TMR0,1,			
	Comparator0-5 events			
	Counter clear event			
	compare match A/B, TIOAn/TIOBn capture, clear event from PWM			
Phase counting mode	Counter clock			
	TIOAn/TIOBn input or comparator out phase			
	Capture event			
	CMPA/B: compare match A/B of TMR0,1, Comparator0-5			
	Counter clear event			
	TIOAn/TIOBn/TICn input event, clear event from PWM			
Data transfer by DSAC	TCMPAn/TCMPBn/TBUFAn/TBUFBn register			
	TCMPAn/TCMPBn/TBUAn/TBUFBn register are mapped both XBUS and			
	SFR area.			
	CPU can read/write CMPA/B register by MOVX instruction.			
Interrupts	Compare match or input capture A/B			
	Counter overflow			
	Counter underflow(only phase counting mode)			
	TIOAn/TIOBn/TICn input event			




Figure 16-1 Block Diagram of TMR

16.2 Register Description

Table 16-2 List of XBUS Registers

Symbol	Name	Address	Initial value
TMOD0	Timer control Mode Register	0xFA00	0x00
TMOD1	Timer control Mode Register	0xFA01	0x00
TMSR0	Timer 0 Status Register	0xFA02	0x00
TMSR1	Timer 1 Status Register	0xFA03	0x00
TMCR0	Timer 0 Control register	0xFA04	0x00
TMCR1	Timer 1 Control register	0xFA05	0x00
TMECR0	Timer 0 event clear register	0xFA06	0x00
TMECR1	Timer 1 event clear register	0xFA07	0x00
TEMOD0	Timer 0 extend mode register	0xFA08	0x00
TEMOD1	Timer 1 extend mode register	0xFA09	0x00
TICS0	Timer 0 input capture select register	0xFA0A	0x00
TICS1	Timer 1 input capture select register	0xFA0B	0x00
TXES0	Timer 0 external event select register	0xFA0C	0x00
TXES1	Timer 1 external event select register	0xFA0D	0x00
TCMPAL0	Timer 0 compare match A-L	0xFA10	0x00
TCMPAH0	Timer 0 compare match A-H	0xFA11	0x00
TCMPAL1	Timer 1 compare match A-L	0xFA12	0x00
TCMPAH1	Timer 1 compare match A-H	0xFA13	0x00
TCMPBL0	Timer 0 compare match B-L	0xFA14	0x00
ТСМРВН0	Timer 0 compare match B-H	0xFA15	0x00
TCMPBL1	Timer 1 compare match B-L	0xFA16	0x00
TCMPBH1	Timer 1 compare match B-H	0xFA17	0x00
TCNTL0	Timer 0 counter L	0xFA18	0x00
TCNTH0	Timer 0 counter H	0xFA19	0x00
TCNTL1	Timer 1 counter L	0xFA1A	0x00
TCNTH1	Timer 1 counter H	0xFA1B	0x00
TBUFAL0	Timer 0 buffer A-L	0xFA20	0x00
TBUFAH0	Timer 0 buffer A-H	0xFA22	0x00
TBUFAL1	Timer 1 buffer A-L	0xFA21	0x00
TBUFAH1	Timer 1 buffer A-H	0xFA23	0x00
TBUFBL0	Timer 0 buffer B-L	0xFA24	0x00
	Timer o burier B-L		
TBUFBH0	Timer 0 buffer B-H	0xFA26	0x00

Symbol	Name	Address	Initial value
TBUFBH1	Timer 1 buffer B-H	0xFA27	0x00
TOACR0	Timer 0 TIOA output control register	0xFA30	0x00
TOACR1	Timer 1 TIOA output control register	0xFA31	0x00
TOBCR0	Timer 0 TIOB output control register	0xFA32	0x00
TOBCR1	Timer 1 TIOB output control register	0xFA33	0x00
TPCIS0	Timer 0 phase counting input select register	0xFA34	0x00
TPCIS1	Timer 1 phase counting input select register	0xFA35	0x00
TMOD2	Timer 2 control Mode Register	0xFA40	0x00
TMOD3	Timer 3 control Mode Register	0xFA41	0x00
TMSR2	Timer 2 Status Register	0xFA42	0x00
TMSR3	Timer 3 Status Register	0xFA43	0x00
TMCR2	Timer 2 Control register	0xFA44	0x00
TMCR3	Timer 3 Control register	0xFA45	0x00
TMECR2	Timer 2 event clear register	0xFA46	0x00
TMECR3	Timer 3 event clear register	0xFA47	0x00
TEMOD2	Timer 2 extend mode register	0xFA48	0x00
TEMOD3	Timer 3 extend mode register	0xFA49	0x00
TICS2	Timer 2 input capture select register	0xFA4A	0x00
TICS3	Timer 3 input capture select register	0xFA4B	0x00
TXES2	Timer 2 external event select register	0xFA4C	0x00
TXES3	Timer 3 external event select register	0xFA4D	0x00
TCMPAL2	Timer 2 compare match A-L	0xFA50	0x00
TCMPAH2	Timer 2 compare match A-H	0xFA51	0x00
TCMPAL3	Timer 3 compare match A-L	0xFA52	0x00
ТСМРАН3	Timer 3 compare match A-H	0xFA53	0x00
TCMPBL2	Timer 2 compare match B-L	0xFA54	0x00
ТСМРВН2	Timer 2 compare match B-H	0xFA55	0x00
TCMPBL3	Timer 3 compare match B-L	0xFA56	0x00
ТСМРВН3	Timer 3 compare match B-H	0xFA57	0x00
TCNTL2	Timer 2 counter L	0xFA58	0x00
TCNTH2	Timer 2 counter H	0xFA59	0x00
TCNTL3	Timer 3 counter L	0xFA5A	0x00
TCNTH3	Timer 3 counter H	0xFA5B	0x00
TBUFAL2	Timer 2 buffer A-L	0xFA60	0x00

Symbol	Name	Address	Initial value
TBUFAH2	Timer 2 buffer A-H	0xFA62	0x00
TBUFAL3	Timer 3 buffer A-L	0xFA61	0x00
TBUFAH3	Timer 3 buffer A-H	0xFA63	0x00
TBUFBL2	Timer 2 buffer B-L	0xFA64	0x00
TBUFBH2	Timer 2 buffer B-H	0xFA66	0x00
TBUFBL3	Timer 3 buffer B-L	0xFA65	0x00
TBUFBH3	Timer 3 buffer B-H	0xFA67	0x00
TOACR2	Timer 2 TIOA output control register	0xFA70	0x00
TOACR3	Timer 3 TIOA output control register	0xFA71	0x00
TOBCR2	Timer 2 TIOB output control register	0xFA72	0x00
TOBCR3	Timer 3 TIOB output control register	0xFA73	0x00
TPCIS2	Timer 2 phase counting input select register	0xFA74	0x00
TPCIS3	Timer 3 phase counting input select register	0xFA75	0x00

Table 16-3 List of SFRBUS Registers

Symbol	Name	Address	Initial value
TCMPAL0	Timer 0 compare match A-L	0x04	0x00
TCMPAL1	Timer 1 compare match A-L	0x0C	0x00
TCMPAH0	Timer 0 compare match A-H	0x04	0x00
TCMPAH1	Timer 1 compare match A-H	0x0C	0x00
TCMPBL0	Timer 0 compare match B-L	0x05	0x00
TCMPBL1	Timer 1 compare match B-L	0x0D	0x00
ТСМРВН0	Timer 0 compare match B-H	0x05	0x00
TCMPBH1	Timer 1 compare match B-H	0x0D	0x00
TBUFAL0	Timer 0 buffer A-L	0x06	0x00
TBUFAL1	Timer 1 buffer A-L	0x0E	0x00
TBUFAH0	Timer 0 buffer A-H	0x06	0x00
TBUFAH1	Timer 1 buffer A-H	0x0E	0x00
TBUFBL0	Timer 0 buffer B-L	0x07	0x00
TBUFBL1	Timer 1 buffer B-L	0x0F	0x00
TBUFBH0	Timer 0 buffer B-H	0x07	0x00
TBUFBH1	Timer 1 buffer B-H	0x0F	0x00
TCMPAL2	Timer 2 compare match A-L	0x14	0x00
TCMPAL3	Timer 3 compare match A-L	0x1C	0x00

MD6602

Symbol	Name	Address	Initial value
TCMPAH2	Timer 2 compare match A-H	0x14	0x00
ТСМРАН3	Timer 3 compare match A-H	0x1C	0x00
TCMPBL2	Timer 2 compare match B-L	0x15	0x00
TCMPBL3	Timer 3 compare match B-L	0x1D	0x00
ТСМРВН2	Timer 2 compare match B-H	0x15	0x00
ТСМРВН3	Timer 3 compare match B-H	0x1D	0x00
TBUFAL2	Timer 2 buffer A-L	0x16	0x00
TBUFAL3	Timer 3 buffer A-L	0x1E	0x00
TBUFAH2	Timer 2 buffer A-H	0x16	0x00
TBUFAH3	Timer 3 buffer A-H	0x1E	0x00
TBUFBL2	Timer 2 buffer B-L	0x17	0x00
TBUFBL3	Timer 3 buffer B-L	0x1F	0x00
TBUFBH2	Timer 2 buffer B-H	0x17	0x00
TBUFBH3	Timer 3 buffer B-H	0x1F	0x00

16.2.1 Timer control Mode Register (TMOD0/2)

When writing a 16 bit registers (paired with H/L), Must access in the order of L to H.

Regist	ter	TMOD	0	Timer 0co	imer Ocontrol Mode Register		0xFA0	00			
Regist	ter	TMOD	2	Timer 2co	ntrol Mode Register	Address	0xFA	40			
Bit	Bit N	ame	R/W	Initial	Description			Note			
7	TMR	EN	R/W	0	Timer enable 0: disable 1: enable	0: disable 1: enable					
6	TMRIE R/W 0 Timer interrupt master enable 0: disable 1: enable										
5	CMPAEN R/W 0				Compare Match /input capture A enable 0: disable 1: enable						
4	CMP	BEN	R/W	0	Compare Match / input ca 0: disable 1: enable	pture B enable	е				
3	Resei	rved	R	0	Read value '0'. Write onl	y '0'.					
2	PRSC	CL	R/W	0	Prescaler						
1			R/W	0	000:1/1						
0			R/W	0	010:1/16 011:1/64 100:1/256 101:1/1024 110:1/4096 111:1/16384						

When set TMOD1.CASMD = 1, the counter operates as a timer, Timer1 is the upper 16 bit and Timer0 is lower 16 bit, of $32bit \times 1$ channel. In this mode, the timer operation is controlled by the registers of the Timer0.

16.2.2 Timer control Mode Register (TMOD1/3)

Regist	er	TMOD	1	Timer1 con	ner1 control Mode Register Address 0xFA01		0xFA01		
Regist	er	TMOD	3	Timer3 con	ntrol Mode Register	Address	0xFA41		
Bit	Bit N	ame	R/W	Initial	Description		Note		
7	TMR	EN	R/W	0	Timer enable 0: disable 1: enable				
6	TMR	IE	R/W	0	Timer interrupt master enable 0: disable 1: enable				
5	CMPAEN R/W			0	Compare Match A enable 0: disable 1: enable				
4	CMP	BEN	R/W	0	Compare Match B enable 0: disable 1: enable				
3	CAS	MD	R/W	0	Cascade Mode 0: disable 1: enable				
1 0	PRSCL R/W R/W R/W			0 0 0	Prescaler				
					100:1/256 101:1/1024 110:1/4096 111:1/16384				

When TMOD1.CASMD = "1", TMR works with the set value of TMOD0 register regardless of the setting of the TMOD1 register.

16.2.3 Timer n Status Register (TMSRn) (n=0-3)

Regis	ter	TMSR)	Timer 0 St	Status Register Address 0xFA02			02
Regis	ter	TMSR	R1 Timer 1 S		atus Register	Address	0xFA	03
Regis	ter	TMSR2	2	Timer 2 St	atus Register	Address	0xFA	42
Regis	ter	TMSR3	3	Timer 3 St	atus Register	Address	0xFA	43
Bit	Bit N	ame	R/W	Initial	Description			Note
7	Rese	rved	R	0	Read value '0'. Write onl	y '0'.		
6	Rese	rved	R	0	Read value '0'. Write onl	y '0'.		
5	Rese	rved	R	0	Read value '0'. Write onl	y '0'.		
4			R/C	0	TIC input interrupt flag Read operation 0: No TIC input event 1: TIC input event occur Write operation 0: No effect 1: '0' clear			
3	UDF		R/C	0	Underflow flag Read operation 0: No underflow 1: Underflow Write operation 0: No effect 1: '0' clear			
2	OVF		R/C	0	Overflow flag Read operation 0: No overflow 1: Overflow Write operation 0: No effect 1: '0' clear			
1	CMB	F	R/C	0	Compare match/input cap Read operation 0: No compare match B 1: Compare match B Write operation 0: No effect 1: '0' clear			
0	CMA	F	R/C	0	Compare match/input cap Read operation 0: No compare match A 1: Compare match A Write operation 0: No effect 1: '0' clear			

When TMOD1.CASMD = "1", the internal status is indicated in both TMSR0 and TMSR1(TMSR2 and TMSR3).

16.2.4 Timer n Control register (TMCRn) (n=0-3)

Regist	er	TMCR	0	Timer 0 Co	ontrol register	Address	0xFA	04
Regist	er	TMCR	1	Timer 1 Co	ontrol register	Address	0xFA	05
Regist	Register TMC		2	Timer 2 Co	ontrol register	Address	0xFA	44
Regist	er	TMCR	3	Timer 3 Co	ontrol register	Address	0xFA	45
Bit	Bit N	ame	R/W	Initial	Description			Note
7	UDF	IEN	R/W	0	Underflow interrupt enabl	le		
					0: disable			
					1: enable			
					Valid when Phase counting	-		
6	OVF	IEN	R/W	0	Overflow interrupt enable)		
					0: disable			
_				_	1: enable			
5	CMA	JEN	R/W	0	Compare Match/input c	apture A int	errupt	
					enable 0: disable			
4	CMD	IEN	R/W	0	1: enable Compare Match/input c			
4	CMBIEN R/W			U	enable	apture B int	errupt	
					0: disable			
					1: enable			
3	EOA	EN	R/W	0	Compare Match/input ca	nt out		
					enable	1		
					0: disable			
					1: enable			
2	EOB	EN	R/W	0	Compare Match/input ca	apture B even	nt out	
					enable			
					0: disable			
	. ~~		D #**		1: enable			
1	ACL	EN	R/W	0	Timer auto clear enable			
					0:auto clear disable			
0	ACL	SFI	R/W	0	1:auto clear enable Timer clear select			
	ACL	JUL	10/ 44		0:Compare Match/input	capture A		
					1:Compare Match/input capture A			
				When ACLEN has bee		abled,		
					the counter be cleared	in either of	these	
					conditions.			

When TMOD1.CASMD = "1", TMR works with the set value of TMCR0(TMCR2) register regardless of the setting of the TMCR1(TMCR3) register.

16.2.5 Timer n event clear register (TMECRn) (n=0-3)

Regist	ter	TMECR0		Timer 0 ev	ent clear register	Address	0xFA	06	
Regist	ter	TMEC	R1	Timer 1 ev	ent clear register	Address	0xFA	07	
Regist	egister TMECR2		R2	Timer 2 ev	ent clear register	Address	0xFA	46	
Regist	ter	TMEC	R3	Timer 3 ev	ent clear register	Address	0xFA	47	
Bit	Bit N	ame	R/W	Initial	Description			Note	
7	TICC	CLRS	R/W	0		Use TIC clear event to clear counter 0: Disable TIC input clear			
6	Rese	ved	R	0	Read value '0'. Write onl	y '0'.			
5	Resei	ved	R/W	0	Read value '0'. Write onl	y '0'.			
4	Resei	Reserved R/W 0			Read value '0'. Write onl	y '0'.			
3	P3CI	LRS	R/W	0	Use PWM3 event to clear counter 0: Not use 1: Use				
2	P2CLRS R/W		R/W	0	Use PWM2 event to clear counter 0: Not use 1: Use				
1	P1CI	LRS	R/W	0	Use PWM1 event to clear 0: Not use 1: Use				
0	P0CL	LRS	R/W	0	Use PWM0 event to clear 0: Not use 1: Use				

When TMOD1.CASMD = "1", TMR works with the set value of TMECR0(TMECR2) register regardless of the setting of the TMECR1(TMECR3) register.

16.2.6 Timer n extend mode register (TEMODn) (n=0-3)

Regist	egister TEMOD0		D0	Timer 0 ex	tend mode register	Address	0xFA	08
Regist	er	TEMO	D1	Timer 1 ex	tend mode register	Address	Address 0xFA09	
Regist	er	TEMO	D2	Timer 2 extend mode register		Address	0xFA	48
Regist	er	TEMO	D3	Timer 3 ex	tend mode register	Address	0xFA	49
Bit	Bit N	ame	R/W	Initial	Description			Note
7	Resei	rved	R	0	Read value '0'. Write onl	y '0'.		
6	Resei	rved	R	0	Read value '0'. Write onl	y '0'.		
5	BUFMD R/W			0	Buffer mode 0: disable 1: enable(Buffer mode)			
4	FILEN R/W		R/W	0	input filter enable 0: disable(2 F/F synchronizer only) 1: enable(3 F/F match filter)			
3	TICII	Е	R/W	0	TIC input interrupt enable 0: disable 1: enable	2		
1 0	EMOD R/W 0 000: Normal 001: Phase co 010: Phase co 011: Phase co 100: Phase co 100: Phase co				Timer extend mode 000: Normal mode 001: Phase counting mode 010: Phase counting mode 011: Phase counting mode 100: Phase counting mode tothers: Do not write	e 2 e 3		

When TMOD1.CASMD = "1", TMR works with the set value of TEMOD0(TEMOD2) register regardless of the setting of the TEMOD1(TEMOD3) register.

16.2.7 Timer input capture select register (TICS0)

Regist	er	TICS0		Timer register	0	input	capture	select	Address	0xFA	0A
Bit	Bit N	lame	R/W	Initial		Descrip	otion				Note
7	CMP	BCS	R/W	b0000			B input ca _l				
6	1						compare m	atch regi	ister		
5	1						Reserved Reserved				
								atch A o	f TMR1 (*)		
4									f TMR1 (*)		
							ΓΙΟΒ inpu		. ,		
						0110: 1	Reserved				
						0111:1	Reserved				
							comparato				
							comparator				
							comparato				
							comparato				
							comparator				
							comparator Reserved	r 5 event			
							Reserved				
3	CMP	ACS.	R/W	b0000			A input car	nturo col	oct		
	CIVII	ACS	IX/ W	00000			compare m				
2							Reserved	uten regi			
1							Reserved				
	_							atch A o	f TMR1 (*)		
0									f TMR1 (*)		
						0101: 7	ΓΙΟΑ inpu	t event			
						0110: 1	Reserved				
							Reserved				
							comparator				
							comparato				
							comparator				
							comparator				
							comparato				
							comparator Reserved	r 5 event			
							Reserved Reserved				
						1111:1	reserved				

^{(*):} Do not select when cascade mode(CASMD=1).

16.2.8 Timer input capture select register (TICS1)

Regist	er	TICS1		Timer 1 in	put capture select register	Address	0xFA0B
Bit	Bit N	ame	R/W	Initial	Description		Note
7	CMP	BCS	R/W	b0000	TCMPB input capture select		
6					0000: compare match register	DO (*)	
5					0001: compare match A of TM 0010: compare match B of TM		
					0011: Reserved	110 ()	
4					0100: Reserved		
					0101: TIOB input event		
					0110: Reserved 0111: Reserved		
					1000: comparator 0 event		
					1000: comparator 0 event		
					1010: comparator 2 event		
					1011: comparator 3 event		
					1100: comparator 4 event		
					1101: comparator 5 event		
					1110: Reserved		
2	CM	A CC	D/III	1,0000	1111: Reserved		
3	CMP	ACS	R/W	b0000	TCMPA input capture select 0000: compare match register		
2					0000: compare match A of TM	R() (*)	
1					0010: compare match B of TM		
					0011: Reserved	()	
0					0100: Reserved		
					0101: TIOA input event		
					0110: Reserved		
					0111: Reserved		
					1000: comparator 0 event 1001: comparator 1 event		
					1010: comparator 2 event		
					1011: comparator 3 event		
					1100: comparator 4 event		
					1101: comparator 5 event		
					1110: Reserved		
					1111: Reserved		

When TMOD1.CASMD = "1", TMR works with the set value of TICS0 register regardless of the setting of the TICS1 register.

^{(*):} Do not select when cascade mode(CASMD=1).

16.2.9 Timer input capture select register (TICSn) (n=2-3)

Regist				Timer 2 register	er				
Regist	er	TICS3			out capture select register	Address	0xFA	4B	
Bit	Bit N	ame	R/W	Initial	Description			Note	
7	CMP	BCS	R/W	b0000	TCMPB input capture sele				
6					0000: compare match regi				
					0001: compare match A o				
5					0010: compare match B o				
4					0011: compare match A o				
					0100: compare match B o 0101: TIOB input event	I IWIKI			
					0101: 110B input event 0110: Reserved				
					0111: Reserved				
					1000: comparator 0 event				
					1001: comparator 1 event				
					1010: comparator 2 event				
					1011: comparator 3 event				
					1100: comparator 4 event				
					1101: comparator 5 event				
					1110: Reserved				
					1111: Reserved				
3	CMP	ACS	R/W	b0000	TCMPA input capture sel				
2					0000: compare match regi				
1	-				0001: compare match A o				
1					0010: compare match B o 0011: compare match A o				
0					0100: compare match B o				
					0101: TIOA input event	I IIVIICI			
					0110: Reserved				
					0111: Reserved				
					1000: comparator 0 event				
					1001: comparator 1 event				
					1010: comparator 2 event				
					1011: comparator 3 event				
					1100: comparator 4 event				
					1101: comparator 5 event				
					1110: Reserved				
					1111: Reserved				

When TMOD3.CASMD = "1", TMR works with the set value of TICS2 register regardless of the setting of the TICS3 register.

16.2.10 Timer n external event select register (TXESn) (n=0-3)

Regist	er	TXES0	1	Timer 0 register	external event select	Address	0xFA	0C		
Regist	er	TXES1		Timer 1 register	external event select	Address	0xFA	0 D		
Regist	er	TXES2	,	Timer 2 register	external event select	Address	0xFA4C			
Regist	er	TXES3		Timer 3 register	external event select	Address	0xFA	4D		
Bit	Bit N	ame	R/W	Initial	Description			Note		
7	Rese	rved	R	0	Read value '0'. Write only	Read value '0'. Write only '0'.				
6	Resei	rved	R	0	Read value '0'. Write onl	y '0'.				
5	TICE	EVS	R/W	00b	TIC input event select					
4					00: no select 01: fall edge					
					10: rise edge					
					11: both edge					
3	TIBE	EVS	R/W	00b	TIOB input event select					
2					00: no select					
					01: fall edge 10: rise edge					
					11: both edge					
1	TIAE	EVS	R/W	00b	TIOA input event select					
0					00: no select					
0					01: fall edge					
					10: rise edge					
XVI)1 CACN	(D) "1"	TMD1	11: both edge		:			

When TMOD1.CASMD = "1", TMR works with the set value of TXES0(TXES2) register regardless of the setting of the TXES1(TXES3) register.

16.2.11 Timer n compare match A-L (TCMPALn) (n=0-3)

Regist	er	TCMPA	AL0	Timer 0 co	mpare match A-L	Address	0xFA10)	0x04
Regist	er	TCMPA	AL1	Timer 1 co	mpare match A-L	Address	0xFA12	2	0x0C
Regist	gister TCMPAL2		Timer 2 co	mpare match A-L	Address	0xFA50)	0x14	
Regist	TCMPAL3		Timer 3 compare match A-L		Address	0xFA52	2	0x1C	
Bit	Bit N	ame	R/W	Initial	Description	No	te		
7	CMP	AL	R/W	0	Compare match-A Lower				
6			R/W	0	CPU can read/write instruction.	only by	MOVX		
5			R/W	0					
4			R/W	0					
3			R/W	0					
2			R/W	0					
1			R/W	0					
0			R/W	0					

16.2.12 Timer n compare match A-H (TCMPAHn) (n=0-3)

Regist	er	TCMPA	AH0	Timer 0 co	mpare match A-H	Address	0xFA11		0x04
Regist	er	TCMPA	AH1	Timer 1 compare match A-H		Address	0xFA13	3	0x0C
Regist	er	TCMP	AH2	Timer 2 co	ompare match A-H	Address	0xFA51		0x14
Regist	er	TCMP	AH3	Timer 3 compare match A-H		Address	0xFA53	3	0x1C
Bit	Bit N	Bit Name R/W		Initial	Description				te
7	CMP	AH	R/W	0	Compare match-A Upper CPU can read/write		MOVX		
6			R/W	0	instruction.	only by	MOVA		
5			R/W	0					
4			R/W	0					
3			R/W	0					
2			R/W	0					
1			R/W	0					
0			R/W	0					

16.2.13 Timer n compare match B-L (TCMPBLn) (n=0-3)

Regist	er	TCMPI	BL0	Timer 0 co	ompare match B-L	Address	0xFA14	1	0x05
Regist	er	TCMPI	BL1	Timer 1 co	ompare match B-L	Address	0xFA16	0xFA16	
Regist	Register TCMPBL2		BL2	Timer 2 compare match B-L		Address	0xFA54	1	0x15
Regist	ister TCMPBL3		BL3	Timer 3 compare match B-L		Address	0xFA56	6	0x1D
Bit	Bit N	t Name R/W		Initial	Description	No	te		
7	CMP	CMPBL R/W		0	Compare match-B Lower				
6			R/W	0	CPU can read/write instruction.	only by	MOVX		
5			R/W	0					
4			R/W	0					
3			R/W	0					
2		-	R/W	0					
1			R/W	0					
0			R/W	0					

16.2.14 Timer n compare match B-H (TCMPBHn) (n=0-3)

Registe	er	TCMPI	ВН0	Timer 0 co	ompare match B-H	Address	0xFA15	5	0x05
Regist	er	TCMPI	ВН1	Timer 1 compare match B-H		Address	0xFA17	0xFA17	
Regist	er	er TCMPBH2		Timer 2 co	ompare match B-H	Address	0xFA55	5	0x15
Regist	er	т ТСМРВН3		Timer 3 compare match B-H		Address	0xFA57	7	0x1D
Bit	Bit N			Initial	Description				te
7	CMP	ВН	R/W	0	Compare match-B Upper		MOUV		
6			R/W	0	CPU can read/write instruction.	omy by	MOVX		
5			R/W	0					
4			R/W	0					
3			R/W	0					
2			R/W	0					
1			R/W	0					
0			R/W	0					

16.2.15 Timer n counter L (TCNTLn) (n=0-3)

Regist	er	TCNTI	_0	Timer 0 co	ounter L	Address	0xFA	18
Regist	er	TCNTI	L 1	Timer 1 co	ounter L	Address	0xFA	1A
Regist	er	TCNTI	L2	Timer 2 counter L		Address	0xFA	58
Regist	er	TCNTL3		Timer 3 co	ounter L	Address	0xFA	5A
Bit	Bit N	ame	R/W	Initial	Description	Note		
7	TCN'	TL	R/W	0	Timer/Counter Lower 8bi			
6		R/W		0				
5			R/W	0				
4			R/W	0				
3			R/W	0				
2			R/W	0				
1			R/W	0				
0			R/W	0				

16.2.16 Timer n counter H (TCNTHn) (n=0-3)

Regist	er	TCNTI	H0	Timer 0 co	ounter H	Address	0xFA	19	
Regist	er	TCNTI	H1	Timer 1 counter H		Address	0xFA	1B	
Regist	er	TCNTH2		Timer 2 co	ounter H	Address	0xFA	59	
Regist	er	TCNTH3		Timer 3 counter H		Address	0xFA	5B	
Bit	Bit N	ame	R/W	Initial	Description			Note	
7	TCN'	ГН	R/W	0	Timer/Counter Upper 8bit value				
6			R/W	0					
5			R/W	0					
4			R/W	0					
3			R/W	0					
2			R/W	0					
1			R/W	0					
0			R/W	0					

16.2.17 Timer n buffer A-L (TBUFALn) (n=0-3)

Regist	er	TBUFA	AL0	Timer 0 bu	iffer A-L	Address	0xFA20)	0x06
Regist	er	TBUFA	AL1	Timer 1 buffer A-L		Address	0xFA21		0x0E
Regist	er	TBUFA	AL2	Timer 2 buffer A-L		Address	0xFA60)	0x16
Regist	er	TBUFAL3		Timer 3 buffer A-L		Address	0xFA61		0x1E
Bit	Bit N	Bit Name R/W		Initial	Description				te
7	BUF	BUFAL R/W		0	Buffer-A Lower 8bit valu				
6			R/W	0	CPU can read/write instruction.	omy by	MOVX		
5			R/W	0					
4			R/W	0					
3			R/W	0					
2			R/W	0					
1			R/W	0					
0			R/W	0					

16.2.18 Timer n buffer A-H (TBUFAHn) (n=0-3)

Regist	er	TBUFA	AH 0	Timer 0 bu	ffer A-H	Address	0xFA22	2	0x06
Regist	er	TBUFA	A H1	Timer 1 buffer A-H		Address	0xFA23		0x0E
Regist	er	TBUFA	AH2	Timer 2 buffer A-H		Address	0xFA62	2	0x16
Regist	er	TBUFAH3		Timer 3 buffer A-H		Address	0xFA63	3	0x1E
Bit	Bit N			Initial	Description				te
7	BUF	BUFAH R/W		0	Buffer-A Higher 8bit valu				
6			R/W	0	CPU can read/write instruction.	only by	MOVX		
5			R/W	0					
4			R/W	0					
3				0					
2			R/W	0					
1			R/W	0					
0			R/W	0					

16.2.19 Timer n buffer B-L (TBUFBLn) (n=0-3)

Regist	er	TBUFE	BL0	Timer 0 bu	iffer B-L	Address	0xFA24	ļ	0x07
Regist	er	TBUFE	BL1	Timer 1 buffer B-L		Address	0xFA25		0x0F
Regist	er	TBUFBL2		Timer 2 buffer B-L		Address	0xFA64	1	0x17
Regist	er	TBUFBL3		Timer 3 buffer B-L		Address	0xFA65	5	0x1F
Bit	Bit N	Bit Name R/W		Initial	Description				te
7	BUF	BL	R/W	0	Buffer-B Lower 8bit value	MOUV			
6			R/W	0	CPU can read/write instruction.	only by	MOVX		
5			R/W	0					
4			R/W	0					
3			R/W	0				·	
2			R/W	0				·	
1			R/W	0					
0			R/W	0					

16.2.20 Timer n buffer B-H (TBUFBHn) (n=0-3)

Regist	er	TBUFE	BH0	Timer 0 bu	ıffer B-H	Address	0xFA26	6	0x07
Regist	er	TBUFE	BH1	Timer 1 buffer B-H		Address	0xFA27		0x0F
Regist	er	TBUFE	BH2	Timer 2 buffer B-H		Address	0xFA66	6	0x17
Regist	er	TBUFBH3		Timer 3 buffer B-H		Address	0xFA67	7	0x1F
Bit	Bit N	t Name R/W		Initial	Description				te
7	BUF	BUFBH R/W		0	Buffer-B Higher 8bit valu				
6			R/W	0	CPU can read/write instruction.	only by	MOVX		
5			R/W	0	1				
4			R/W	0					
3			R/W	0					
2			R/W	0					
1			R/W	0					
0			R/W	0					

16.2.21 Timer n TIOA output control register (TOACRn) (n=0-3)

Regist	egister TOACR0		Timer 0 register	•		0xFA3	30	
Regist	egister TOACR1		Timer 1 register	TIOA output control	Address 0xFA31		31	
Regist	ter	TOACI	R2	Timer 2 register	TIOA output control	Address	0xFA7	70
Regist	ter	TOAC	R3	Timer 3 register	TIOA output control	Address	0xFA7	71
Bit	Bit N	ame	R/W	Initial	Description			Note
7	Reser	ved	R	0	Read value '0'. Write onl	y '0'.		
6	Reser	ved	R	0	Read value '0'. Write onl	y '0'.		
5	TOC	LR	R/W	00b	TIOA output level at Overflow or clearing TCNT			
4				00: no change 01: Set Low level 10: Set High level 11: Toggle				
3	TOC	MPA	R/W	00b	TIOA output level at TCMPA match			
2				00: no change 01: Set Low level 10: Set High level 11: Toggle				
1	TOIN	II (*)	W	00b	TIOA initial output level			
0				00: no change 01: Set Low level 10: Set High level 11: do not write Write to change TIOA output level with the higher priority than any other compare matches which change output level. Read values are always Zero				

MD6602

When TMOD1.CASMD = "1", TMR works with the set value of TOACR0(TOACR2) register regardless of the setting of the TOACR1(TOACR3) register.

(*): If TMR0 and 1 are operated in cascade mode, both TIOA0 and TIOA1 output are affected by TOACR0.TOINI. In addition, if TMR2 and 3 are operated in cascade mode, both TIOA2 and TIOA3 output are affected by TOACR2.TOINI.

16.2.22 Timer n TIOB output control register (TOBCRn) (n=0-3)

Regist	Register TOBCR0		Timer 0 register	1		0xFA3	2	
Regist	er	TOBCR1		Timer 1 register	TIOB output control	Address 0xFA33		3
Regist	er	TOBCE	R2	Timer 2 register	TIOB output control	Address	0xFA7	2
Regist	er	TOBCE	R3	Timer 3 register	TIOB output control	Address	0xFA7	3
Bit	Bit N	ame	R/W	Initial	Description			Note
7	Resei	rved	R	0	Read value '0'. Write onl	y '0'.		
6	Resei	rved	R	0	Read value '0'. Write onl	y '0'.		
5	TOC	LR	R/W	00b	TIOB output level at O	verflow or cle	earing	
4					TCNT			
					00: no change 01: Set Low level			
					10: Set High level			
					11: Toggle			
3	TOC	MPB	R/W	00b	TIOB output level at TCMPB match			
2					00: no change			
-					01: Set Low level			
					10: Set High level			
1	TOIN	II (*)	W	00b	11: Toggle			
1	TOIN	NI (·)	VV	000	TIOB initial output level 00: no change			
0					01: Set Low level			
					10: Set High level			
					11: do not write			
					Write to change TIOB of	utput level wi	th the	
					higher priority than a	ny other coi		
					matches which change ou			
					Read values are always Z	ero		

When TMOD1.CASMD = "1", TMR works with the set value of TOBCR0(TOBCR1) register regardless of the setting of the TOBCR1(TOBCR3) register.

(*)If TMR0 and 1 are operated in cascade mode, both TIOB0 and TIOB1 output are affected by TOBCR0.TOINI. In addition, if TMR2 and 3 are operated in cascade mode, both TIOB2 and TIOB3 output are affected by TOBCR2.TOINI.

16.2.23 Timer n phase counting input select register (TPCISn) (n=0-3)

Regis	Register TPCIS0)	Timer 0 phase counting input select register		Address	oss 0xFA34	
Regis	Register TPCIS1		Timer 1 pl register	nase counting input select	Address	0xFA35		
Regis	ter	TPCIS2	2	Timer 2 pl register	nase counting input select	Address	0xFA	74
Regis	ter	TPCIS3	3	Timer 3 pl register	nase counting input select	Address	0xFA	75
Bit	Bit N	lame	R/W	Initial	Description			Note
7	Rese	rved	R	0	Read value '0'. Write onl	y '0'.		
6	Rese	rved	R	0	Read value '0'. Write only '0'.			
5	Rese	rved	R	0	Read value '0'. Write only '0'.			
4	Rese	rved	R	0	Read value '0'. Write only '0'.			
3	Rese	rved	R	0	Read value '0'. Write only '0'.			
2	Rese	rved	R	0	Read value '0'. Write only '0'.			
1	TIBSEL R/W		0	TIOB input select 0: TIOB input pin 1: Comparator y output Effect only phase counting mode. See below table.				
0	TIASEL R/W		0	TIOA input select 0: TIOA input pin 1: Comparator x output Effect only phase counting mode. See below table.				

When TMOD1.CASMD = "1", TMR works with the set value of TPCIS0(TPCIS2) register regardless of the setting of the TPCIS1(TPCIS3) register.

TMR channel	TOIA input(TIASEL=1)	TIOB input (TIBSEL=1)
TMR0	Comparator 4 output	Comparator 5 output
TMR1	-	-
TMR2	Comparator 0 output	Comparator 1 output
TMR3	Comparator 2 output	Comparator 3 output

16.3 Operation

16.3.1 16 bit Register access

TCNT** Register

Write Operation: The data written to the L side of the TCNT is buffered temporarily, and is written to the counter at the same time to write the data side H.

Read Operation: When reading to the L side of the TCNT, the H side data is buffered. The buffered data can be read when reading the data value of the H side of TCNT.

TCMP** and TBUF**register is mapped on both XBUS and SFR area. TCMP** and TBUF**register has 16bits, H and L side register are mapped to the same address. DSAC can be accessed by only one 16bit read/write mode access. CPU can only read/write by MOVX instruction. The 8bit access of TCMP** register from CPU works as follows:

TCMP** Register

Write Operation: The data written to the L side of the TCMP is buffered temporarily, and is written to the counter at the same time to write the data side H.

Read Operation: When reading to the L/H side of the TCMP, read data is buffered and can be read as well as the register of 8bit access.

TBUF** register address is not allocated with little-endian manner. Please use the following example program for accessing TBUF** register.

16.3.2 Counter Operation

If set to TMREN = 1, 16 bit counter starts counting from the value set in the TCNTH / L.

The initial value of the TCNTH / L is 0x0000.

If write access and overflow happen at the same time, write access is prior to another. The priority of TCNT operation is follows:

Writing TCNT from CPU > Clearing TCNT > Counting up/down

16.3.3 Compare match operation

16 bit counter (TCNTH/L) starts counting from 0x0000. When the Compare match occurs, CMPAH/L and / or CMPBH/L compare match with TCNTH/L, CMAF bit and / or CMBF bit are set during CMPAEN and /or CMPBEN are enable. Also the Interrupt output TMINT_N asserts if CMPAIEN and / or CMPBIEN are enable. If EOAEN and /or EOBEN are enable, Event output, TM_A and / or TM_B pulse are generated.


If write access and compare match happen at the same time, compare match is prior to another.

16.3.4 Compare match output


Each channel of TMR has two compare match output: TIOAn and TIOBn.

When the compare match event of TCMPA is occurred, TIOAn output level can be changed if TCMPA is operated as the compare match register. The initial output level is set by TOACRn.TOINI. The TIOAn output level when the compare match event is occurred is set by TOACRn.TOCMPA. In addition, TIOAn level when the overflow or clear event of TCNT is occurred is set by TOACRn.TOCLR. Note that if clearing TCNT by a clear-event and writing TCNT from CPU are occurred at the same time, TCNT is "not" cleared, and the output level of TIOAn is changed.

When the compare match event of TCMPB is occurred, TIOBn output level can be changed if TCMPB is operated as the compare match register. The initial output level is set by TOBCRn.TOINI. The TIOBn output level when the compare match event is occurred is set by TOBCRn.TOCMPB. In addition, TIOBn level when the overflow or clear event of TCNT is occurred is set by TOBCRn.TOCLR. Note that if clearing TCNT by a clear-event and writing TCNT from CPU are occurred at the same time, TCNT is "not" cleared, and the output level of TIOBn is changed.



 a) TMCRn.ACLEN=0, TOACRn.TCMPA=01b, TOACRn.TOCLR=10b, TOBCRn.TCMPB=01b, TOBCRn.TOCLR=10b



b) TMCRn.ACLEN=1, TMCRn.ACLSEL=1, TOACRn.TCMPA=01b, TOACRn.TOCLR=10b, TOBCRn.TCMPB=11b, TOBCRn.TOCLR=11b

Figure 16-2 Compare match output operation

The priority of output level setting is as follows:

TIOAn: TOACRn.TIONI > Overflow or clearing TCNT > compare match A TIOBn: TOBCRn.TIONI > Overflow or clearing TCNT > compare match B

16.3.5 Auto Clear

When the compare match occurs, it is possible to clear the 16 bit counters.

If the TCNTH/L will be cleared by compare match automatically, must set to ACLEN = 1.

Auto clear condition of the TCNH/L is selected by setting ACLSEL (Select Compare match A or B).

By disable the auto clear, the counter counts up until 0xFFFF. Then, counter returns to 0x0000. When the counter returns to 0x0000 from 0xFFFF, TMSR*OVF indicates that the overflow occurred.

16.3.6 PWM Event Clear

When set PxCLRS = 1, the 16 bit counter can be cleared by the selected event of PWM.

16.3.7 TIC input Event Clear

If TMECSRn.TICCLRS=1b, TCNT is cleared by TIC input event selected by TXESn.TICEVS.

The clearing operation due to TIC input event is synchronized with CLKTIM. The clear operation is not synchronized with prescaler or count up/down enable for phase counting.

16.3.8 32bit Counter Mode (Cascade mode)

When set TMOD1.CASMD = 1, the counter operates as a timer, Timer1 is the upper 16 bit and Timer0 is lower 16 bit, of $32bit \times 1$ channel.

The cascade mode, ch0 and ch1(or ch2 and ch3) are cascaded and the two 16bit counters are used as 32bit counter. The cascade mode can be set when both normal mode and phase counting mode. When cascade mode, the cascaded timer is operated by the younger channel's register settings, another channel's register settings are ignored.


When cascade mode, each channel of status flag (TMSR0/1 or TMSR2/3) indicates the cascaded timer status. Each status flag should be cleared.

The cascaded timer uses the younger channel's input pins. Both channel of output signal are determined by the younger channel's register settings.

Both channels of interrupt and events are created by the younger channel's register settings.

16.3.9 Compare match timing

The Compare match timing is shown in Figure 16-3.






Figure 16-3 Compare match timing Chart

- When the TMREN is set to 1, the TCNT starts to count-up from the held value in the TCNTH/L. The initial value of the TCNTH/L is 0x0000.
- The CLKTIM for TCNT can be divided by setting TMODn.PRSCL[2:0]. This figure shows one of the example of setting PRSCL or Phase counting mode clock enable, and the division into four of CLKTIM is use for counting for TCNT.
- If TCNT and COMPA/COMPB are matched, CMAF/CMBF will be set at next TCNT cycle.
- At the same time, compare match interrupt occurs and INT_N assert.
- If ACLAEN and ACLSEL are set to 1'b1, TCNTH/L will be cleared at next TNCT cycle when TCNT and COMPB are matched.
- If EOAEN and / or EOBEN are set to 1'b1, the Event outputs , EVENT_A and /or EVENT_B, are generated when CMAF and /or CMBF are set/

16.3.10 Input Capture Mode

In the input capture mode, TCNT value is captured to TCMPA/B register when the selected event is occurred. The operation mode of TCMPA is selected by TICSn.CMPACS. TCMPA register is operated as the input capture register when TICSn.CMPACS != 000b. The TCMPA register is operated in input capture mode which is captured by TIOAn input event. The TIOAn input event is selected by TXESnm.TIAEVS.

The operation mode of TCMPB is selected by TICSn.CMPBCS. TCMPB register is operated as the input capture register when TICSn.CMPBCS != 000b. The TCMPB register is operated in input capture mode which is captured by TIOBn input event. The TIOBn input event is selected by TXESnm.TIBEVS.

The interrupt and event for other peripherals can be created when the TCMPA/B input capture is occurred. The enable/disable of the interrupt and event are set by TCMRn register.

TCNT can be cleared by the input capture event if TMCRn.ACLRN=1b. The clear event is selected by TMCRn.ACLSEL.

The input capture operation is synchronized with CLKTIM. The clear operation is not synchronized with prescaler or count up/down enable for phase counting.




Figure 16-4 Input capture timing chart

16.3.11 Buffer Mode

In the buffer mode, TBUFAL/Hn register is used as a buffer register for TCMPAL/Hn register. TBUFBL/Hn register is used as a buffer register for TCMPBL/Hn register. TMRn is operated as buffer mode if TRMODn.BUFMD=1.

TBUFAL/Hn register value is transferred to TCMPAL/Hn register when TCNTL/H overflow or clearing event is occurred if TCMPA/L register is used as the compare match register.

TCMPAL/Hn register value is transferred to TBUFAL/Hn register when the selected event is occurred if TCMPA/L register is used as the input capture register.

TBUFBL/Hn register value is transferred to TCMPBL/Hn register when TCNTL/H overflow or clearing event is occurred if TCMPB/L register is used as the compare match register.

TCMPBL/Hn register value is transferred to TBUFBL/Hn register when the selected event is occurred if TCMPB/L register is used as the input capture register.

16.3.12 Phase Counting Mode

TCNT is increased or decreased by the phase of TIOAn and TIOBn. There are four phase counting mode: phase counting mode 1(TEMODn.EMOD=001b), phase counting mode 2(TEMODn.EMOD=010b), phase counting mode 3(TEMODn.EMOD=011b) and phase counting mode 4(TEMODn.EMOD=100b).

The output of the comparator can be used instead of TIOAn input if TPCISn.TIASEL=1.

The output of the comparator can be used instead of TIOBn input if TPCISn.TIBSEL=1.

• Phase Counting Mode 1




Figure 16-5 Phase counting mode 1 operation

Table 16-4 Count up/down condition of Phase counting mode 1

TIOAn	TIOBn	counter operation
High level	Rise edge	increase by 1
Low level	Fall edge	
Rise edge	Low level	
Fall edge	High level	
High level	Fall edge	decrease by 1
Low level	Rise edge	
Rise edge	High level	
Fall edge	Low level	

Phase Counting Mode 2




Figure 16-6 Phase counting mode 2 operation

Table 16-5 Count up/down condition of Phase counting mode 2

TIOAn	TIOBn	counter operation
High level	Rise edge	no operation
Low level	Fall edge	no operation
Rise edge	Low level	no operation
Fall edge	High level	increase by 1
High level	Fall edge	no operation
Low level	Rise edge	no operation
Rise edge	High level	no operation
Fall edge	Low level	decrease by 1

Phase Counting Mode 3




Figure 16-7 Phase counting mode 3 operation

Table 16-6 Count up/down condition of Phase counting mode 3

TIOAn	TIOBn	counter operation
High level	Rise edge	no operation
Low level	Fall edge	no operation
Rise edge	Low level	no operation
Fall edge	High level	increase by 1
High level	Fall edge	decrease by 1
Low level	Rise edge	no operation
Rise edge	High level	no operation
Fall edge	Low level	no operation

Phase Counting Mode 4




Figure 16-8 Phase counting mode 4 operation

Table 16-7 Count up/down condition of Phase counting mode 4

TIOAn	TIOBn	counter operation
High level	Rise edge	increment by 1
Low level	Fall edge	
Rise edge	Low level	no operation
Fall edge	High level	
High level	Fall edge	decrease by 1
Low level	Rise edge	
Rise edge	High level	no operation
Fall edge	Low level	

16.3.13 Noise Filter for Pin Input

Each input function has a noise filter. The noise filter is enabled by TRMODn.FILEN=1b. The noise filter samples the input signal three times by the TMR clock(CLKTIM). If the three sampled value is matched, the input level is captured for the internal TMR logic. When the noise filter is disabled(TEMODn.FILEN=0b), the input signal is only synchronized with TMR clock(CLKTIM) by two flip flops.

16.3.14 Event and Interrupt

Each channel of TMR has one interrupt output and two event outputs.

The TMRn outputs the interrupt request to CPU when the selected event is occurred if TMODn.TMRIE=1b. There are five interrupt factors. TCMPA compare match or input capture interrupt is enabled if TMCRn.CMAIEN=1b. TCMPB compare match or input capture interrupt is enabled if TMCRn.CMBIEN=1b. The TCNT overflow interrupt is

MD6602

enabled if TMCRn.OVFIEN=1b. The TCNT underflow interrupt is enabled if TMCRn.UDFIEN=1b, is occurred only when phase counting mode. TIC input event detect interrupt is enabled if TEMODn.TICIE=1b.

TMSRn is the interrupt status register. The status can be cleared by writing 1b to corresponding status bit. Table 16-8 shows the condition of events or interrupt output

Table 16-8 Condition of events or interrupt output

Condition	EVENT A	EVENT B	Interrupt
compare match A	X	-	х
compara match B	-	X	х
input capture A	х	-	х
input capture B	-	X	х
TCNT overflow	-	-	х
TCNT underflow	-	-	х
TCNT clearing by TICn input	-	-	х

16.3.15 Basic setting




Figure 16-9 Flow Chart

16.4 Limitation of TMR

16.4.1 Disabling TMR operation

When you are going to disable TMR, you should clear TMRMODn.CMPAEN, CMPBEN and TMRE at the same time if TCMPA/B is used as input capture mode.

17. SPI

17.1 Overview

The SPI channel is capable of full-duplex serial communications with external processors and peripheral devices.

Table 17-1 Feature of SPI

Item	Description
Tx/Rx Function	 Capable of serial communications in Master mode or Slave mode. MOSI (master out/slave in), MISO (master in/slave out), and SCK (SPI clock) signals allow serial communications through SPI operation. SPI /SS_N signal for Master Mode is generated by GPIO out. SPI /SS_N signal for Slave Mode is assigned to GPIO00. Support either SPI clock edge (rising or falling) on which the SPI data changes. Support clock polarity which keeps high or low when idles. Both TXFIFO and RXFIFO have two stages.
Data Format	 Support MSB-first or LSB first selectable. Transfer data length is 6 ~ 16 bits. 16 bits transfer and receive buffers
SPI Clock	- Supported SPI clock frequency: f/4 ~ f/1024.
Error Detection	- Overrun Error Detection
Interrupt Source	 Maskable interrupt sources (TXENDIE, TXERRIE, RXERRIE, TXFIFOIE, RXFIFOIE) SPI receive interrupt: receive buffer not empty (~REMPTY & RXFIFOIE) or FIFO error ((RUDF ROVF)&RXERRIE). SPI transmit interrupt: transmit buffer not full (~TFFULL & TXFIFOIE), transmit end (TXEND & TXENDIE) or FIFO error ((TUDF TOVF) & TXERRIE).
Notes	 When SPI unit is set as a master device, where the SPI module is being used to receive data only, it only outputs receive clock. SS_N pin is used to select the SPI module when the SPI is configured as a slave.




Figure 17-1 Block Diagram of SPI

17.2 Register Description

Table 17-2 List of Registers

Symbol	Name	Address	Initial value
SPICR	SPI Control Register	0xFB80	0x00
SPICLK	SPI CLOCK DIV Register	0xFB81	0x00
SPIFMT	SPI data format Register	0xFB82	0x00
SPISR	SPI Status register	0xFB84	0x05
SPIESR	SPI Error Status register	0xFB85	0x00
SPIIER	SPI Interrupt Enable Register	0xFB86	0x00
SPIDRL	SPI Data Register L	0xFB88	0x00
SPIDRH	SPI Data Register H	0xFB89	0x00

17.2.1 SPI Control Register (SPICR)

Register		SPICR		SPI Control Register		Address	0xFB80	
Bit	Bit N	ame	R/W	Initial	Description			Note
7-6	Rese	rved	R	0	Read value is '0'. Write	Read value is '0'. Write only '0'.		
5	SPE		R/W	0	Serial Peripheral Enable When the Serial Periphe core is enabled. When i disabled. The core only enabled. '0' = SPI core disabled '1' = SPI core enabled	t is cleared to	'0', the core is	
4	MST	R	R/W	0	Master Mode Select When the Master Mode is a master device. When device. '0' = Slave mode '1' = Master mode			
3	CPO	L	R/W	0	Clock Polarity The Clock Polarity bit, bit, determines the transf		the Clock Phase	
2	СРН	A	R/W	0	Clock Phase The Clock Phase bit determine the transfer mo In slave mode, SPI oper of this bit (as CPHA = 1)	and the Cloode.	•	
1	TXE	N	R/W	0	TX enable When TXEN bit is set to enable. When TXEN bit is cle operation disable.	o '1', the core is	•	
0	RXE	N	R/W	0	RX enable When RXEN bit is set to enable. When RXEN bit is cle operation disable.		•	

TXEN and RXEN:

TXEN, RXEN is different from the master/slave mode as shown below.

Transmission:

When SPI is in the master mode, if RXEN or TXEN is enabled, SPI can transmit. Even if RXEN is only set to '1', the transmission data is the data written to the TXFIFO.

In case of the slave mode, if TXFIFO has started sending in an empty state and TXEN = 1, TXFIFO underflow flag is set to '1'. If RXEN is only set to '1', for no data is read from TXFIFO, the underflow flag is not set to '1'.

Receive:

If enable the RXEN to both master and slave, the received data is written to the RXFIFO. (if RXFIFO is in full and has completed send and receive in the state of RXEN = 1, RXFIFO overflow flag is set to '1').

CPOL and CPHA

The Clock Polarity bit and the Clock Phase bit are for determining the SPI mode

There are four SPI modes, and each SPI mode has the different data-setup timing and data-sample timing. Setting information of these CPOL bit and CPHA bit are shown in Table 17-3 and the Timing chart is shown in Figure 17-2.

Table 17-3 CPOL, CPHA setting

CPOL	СРНА	Leading Edge	Trailing Edge	SPI mode
0	0	Sample ↑	Setup ↓	0
0	1	Setup ↑	Sample ↓	1
1	0	Sample ↓	Setup ↑	2
1	1	Setup ↓	Sample ↑	3




Figure 17-2 Timing chart of each SPI mode

17.2.2 SPI CLOCK DIV Register (SPICLK)

Register SPICLE		ζ	SPI CLOCK DIV Register		Address	0xFB81		
Bit	Bit Name R/W		Initial	Description		Note		
7	CLKDIV		R/W	0	SPI clock rate (Master mode only)			
6			R/W	0	SCK = CLK/4(CLKDIV+1)			
5			R/W	0				
4			R/W	0				
3			R/W	0				
2			R/W	0				
1			R/W	0				
0			R/W	0				

17.2.3 SPI data format Register (SPIFMT)

Register SPIFM		Т	SPI data format Register		Address	0xFB82		
Bit	Bit Name		R/W	Initial	Description			Note
7	7 LSB		R/W	0	First transfer bit select 0: MSB first 1: LSB first			
6-3	Reserved		R	0	Read value is '0'. Write only '0'.			
2			R/W	0	Transfer word size These bits select the SPI transfer word size.			
1			R/W	0	000 : 6bits	size.		
0			R/W	0	001 : 7bits 010 : 8bits 011 : 9bits 100 : 12bits 101 : 14bits 110 : 16bits 111 : reserved			

17.2.4 SPI Status register (SPISR)

Regist	ter	SPISR		SPI Status	register	Address	0xFB84	
Bit	Bit N	ame	R/W	Initial	Description	Note		
7	TENI	D	R/C	0	Transfer END flag The Transfer END flag is set upon completion of a transfer block when TXFIFO is empty. If TEND is asserted ('1') and TXENDIE is set, an interrupt is generated. To clear the interrupt write this bit to ('1').			
6-4	Reser	ved	R	0	Read value is '0'. Write o	Read value is '0'. Write only '0'.		
3	TFFU	JLL	R	0	TXFIFO Full The TXFIFO is Full.			
2	TFEN	МРТ Ү	R	1	TXFIFO Empty The TXFIFO is Empty.			
1	RFFU	JLL	R	0	RXFIFO Full The RXFIFO is Full.			
0	RFEMPTY R 1		1	RXFIFO Empty The RXFIFO is Empty.				

17.2.5 SPI Error Status register (SPIESR)

Regist	ter	SPIESI	₹	SPI Error S	Status register	Address	0xFB85	
Bit	Bit N	lame	R/W	Initial	Description			Note
7-4	Rese	rved	R	0	Read value is '0'. Write o	only '0'.		
3	TOV	TOVF R/C TXFIFO overflow The TXFIFO overflow flag is set when the Serial Peripheral Data register is written to while the TXFIFO is full. To clear the TXFIFO overflow flag, write this bit to '1'.						
2	TUD	F	R/C	0	TXFIFO underflow The TXFIFO underflow flag is set when the Serial Peripheral Data register is transferred to while the TXFIFO is empty. To clear the TXFIFO flag, write this bit to '1'.			
1	ROV	F	R/C	0	RXFIFO overflow RXFIFO overflow flag is set when the Serial Peripheral Data register is transferred to while RXFIFO is full. To clear RXFIFO overflow flag, write this bit to '1'.			
0	RUD	F	R/C	0	RXFIFO underflow RXFIFO underflow flag is set when the Serial Peripheral Data register is read to while RXFIFO is empty. To clear RXFIFO overflow flag, write this bit to '1'.			

17.2.6 SPI Interrupt Enable Register (SPIIER)

Regist	ter	SPIIER		SPI Interru	pt Enable Register	Address	0xFB86	
Bit	Bit Na	ame	R/W	Initial	Description			Note
7-5	Reser	ved	R	0	Read value is '0'. Write o	only '0'.		
4	TXEN	NDIE	R/W	0	TX END Interrupt Enable When the TXENDIE is s flag in the status register i '0' = TXEND interrupts o '1' = TXEND interrupts e			
3	TXEF	RRIE	R/W	0	TX ERRor Interrupt Enable When the TXERRIE is so Flag in the error status occurs. '0' = TXERR interrupts do '1' = TXERR interrupts e			
2	RXEF	RRIE	R/W	0	RX ERRor Interrupt Enable When the RXERRIE is some Flag in the error status occurs. '0' = RXERR interrupts do '1' = RXERR interrupts errors.	et ('1') and the register is see		
1	TXFI	FOIE	R/W	0	TXFIFO Interrupt Enable When the TXFIFOIE is set ('1') and the TFFULL Flag in the status register is 0, TX interrupt occurs. '0' = TXFIFO interrupts disabled '1' = TXFIFO interrupts enabled			
0	RXFI	FOIE	R/W	0	RXFIFO Interrupt Enable When the RXFIFOIE is set ('1') and the RFEMPTY Flag in the status register is 0, RX interrupt occurs. '0' = RXFIFO interrupts disabled '1' = RXFIFO interrupts enabled			

17.2.7 SPI Data Register L (SPIDRL)

Regist	er	SPIDRI	Ĺ	SPI Data Register L		Address	0xFB	88	
Bit	Bit N	ame	R/W	Initial	Description	Note			
7	SPID	RL	R/W	0	SPI TX/RX Data Lower Byte				
6			R/W	0					
5	R/W		R/W	0					
4			R/W	0					
3			R/W	0					
2			R/W	0					
1			R/W	0					
0			R/W	0					

17.2.8 SPI Data Register H (SPIDRH)

Regist	er	SPIDRI	Н	SPI Data Register H		Address	0xFB	89
Bit	Bit Name R/W Initial Description				Note			
7	SPID	RH	R/W	0	SPI TX/RX Data Upper E			
6	R/W		R/W	0				
5	R/W		R/W	0				
4			R/W	0				
3			R/W	0				
2			R/W	0				
1			R/W	0				
0			R/W	0				

When the Data length is less than or equal to 8bit, SPI uses SPIDRL register only, and SPIDRH register is not used. When the Data length is more than 9bit, it is necessary to access both in the order from SPIDRL to SPIDRH Write / Read.

In case the Data length is more than 9bit, FIFO status is changed as follows.

- TXFIFO TFEMPTY and TFFULL are changed when writing to SPIDRH.
- RXFIFO RFFULL and RFEMPTY are changed when reading to SPIDRH.

17.3 Interrupt generation

17.3.1 INT_TX

Refer to a logical expression of INT_TX as below and a logical diagram as shown in Figure 17-3 INT_TX = (~TFFULL & TXFIFOIE) | (TEND & TXENDIE) | (TUDF | TOVF) & TXERRIE;

TFFULL (SPISR[3])

TFFULL is set to 1'b1 when TXFIFO is full. TFFULL is cleared to 1'b0 at the start of transmission.

TUDF (SPIESR[2])

TUDF is set when transmission is started while TXFIFO is empty. TUDF can be cleared by writing 1'b1 to this bit.

TOVF (SPIESR[3])

TOVF is set when write operation occurs while TXFIFO is FULL. TOVF can be cleared by writing 1'b1 to this bit.

TEND (SPISR[7])

TEND is set when transmission is complete while TXFIFO is empty. TEND can be cleared by writing 1'b1 to this bit.




Figure 17-3 INT_TX Logical diagram

17.3.2 INT_RX

Refer to a logical expression of INT_RX as below and a logical diagram as shown in Figure 17-4.

INT_RX = (~RFEMPTY & RXFIFOIE) | (RUDF | ROVF) & RXERRIE;

RFEMPTY (SPISR[0])

RXFIFO empty is cleared to 0 when completed to receive and set to 1'b1 when reading the All RXFIFO data. RUDF (SPIESR[0])

RXFIFO underflow is set when reading SPIDRL when RXFIFO is empty. RUDF can be cleared by writing this bit to 1'b1.

ROVF (PIESR[1])

RXFIFO overflow is set when data receive completed at when RXFIFO is full. ROVF can be cleared by writing this bit to 1'b1.




Figure 17-4 INT_RX Logical diagram

17.4 Timing chart and Connection

17.4.1 Master mode

Timing chart of SPI mode 0 is shown in Figure 17-5. Timing chart of SPI mode 1 is shown in Figure 17-6. (Both Setting condition: WORD8bit, SPICLK = 8'h00)

Connection between the master device (: this LSI) and the slave device is shown in Figure 17-7 and Figure 17-8.




Figure 17-5 Timing chart of SPI mode 0 in Master mode





Figure 17-6Timing chart of SPI mode 1 in Master mode






Figure 17-7 Connection Single Master to Single Slave (MD6602 is Master)




Figure 17-8 Connection single Master to multi-Slave (MD6602 is Master)

If Slave needs SS_N, Slaves' SS_N should be asserted (made "LOW") by GPIO in being used it. Please control by software. At case of multiple slave, multi-Slaves' SS_N should be made "LOW" by plural GPIO at the time of each choice. Please control by software. MD6602s' SO is connected with Slaves' MOSI and MD6602s' SI is connected with Slaves' MISO.

17.4.2 Slave Mode

Timing chart of SPI mode 1 is shown in Figure 17-9. (Both Setting condition: WORD8bit, SPICLK = 8'h00)

Connection between the master device and the slave device (: this LSI) is shown in Figure 17-10




Figure 17-9 Timing chart of SPI mode 1 in Slave mode




Figure 17-10 Connection in Slave mode (MD6602 is Slave).

GPIO/SS_N is connected with SS_N from Master.

MD6602s' SI is connected with Masters' MOSI and MD6602s' SO is connected with Masters' MISO. SCK becomes input.

17.5 Operation

17.5.1 Master mode

Transmission start

In master mode, when TXFIFO is empty (SPISR.TFEMPTY=1), and SPIDRL/H was written data*1, the transmit data is transferred to the shift register via TXFIFO and transfer is started as shown in Figure 17-11.

And TXFIFO status becomes full (SPISR.TFFULL=1'b1) when two data are written to TXFIFO to write to SPIDRL / H continuously.

Receive start

RXFIFO is empty (SPISR.RFEMPTY=1), and write the dummy data into SPIDRL/H in order to generate the SCK, then the receive operation starts. Receive data will be sampled by the SCK and latched into the Shift register as shown in Figure 17-12.

*1) When the data length is less than or equal to 8bit, it switches the status of the TXFIFO when writing to SPIDRL. When the data length is more than 9bit, it switches the status of the TXFIFO when writing to SPIDRH.

Completion of transmission

SPI transfer is completed at the corresponding SCK edge of the CPHA and CPOL setting and SPIF of SPISR is changed to 1'b1. Last sampling timing depends on the bit length of data.

Completion of reception

When RXFIFO is written to the received data, status of RXFIFO is changed to not empty. (SPISR.REMPTY = 0). By reading SPIDRL / H*2, data can be read from RXFIFO. The status of RXFIFO shows the number of received data and change.

*2) When the data length is less than or equal to 8bit, it switches the status of the RXFIFO when SPIDRL has been read. When the data length is more than 9 bit, it switches the status of the RXFIFO when data read from SPIDRH.

The flow of transmit/receive operation of master mode is described below.

Transmission




Figure 17-11 Master mode (Transmission)

Receive




Figure 17-12 Master mode (Receive)

17.5.2 Slave Mode

Transmission start

When SS_N is Low, slave mode is enabled for operation. In slave mode, data transfer is performed in the sample timing of SCK. When TXFIFO is empty and SPIDRL/H was written data, transmitted data will be transferred to the shift register via the TXFIFO. Also, when write data to SPIDRL / H are continuously, TXFIFO status become full (SPISR.TFFULL=1).

Completion of transmission

In slave mode, SPI exits the serial transfer when receive the last SCK edge. In this case, SPIF of SPISR is changed to to 1'b1.

Completion of reception

When the received data is written to RXFIFO, status of RXFIFO shows not empty (SPISR.REMPTY = 0). By reading a SPI data register (SPIDRL, SPIDRH), data can be read from RXFIFO. Depending on the number of received data RXFIFO status change.

The flow of transmit/receive operation of the slave mode is described below.

Transmission




Figure 17-13 Slave mode (Transmission)

Receive




Figure 17-14 Slave mode (Receive)

18. I2C / SMBUS

18.1 Overview

The LSI has I2C communication module which supports both master mode and slave mode.

Table 18-1 Feature of I2C

Item	Description
Communication	- I2C bus format or SMBUS format
Format	- Master Mode or Slave Mode selectable
	CLKSLOW/8
Clocks	CLKSLOW/32
Clocks	CLKSLOW/128
	CLKSLOW/512
Supported Functions	General Call address
Interrupt Source	Single Sources




Figure 18-1 Block Diagram of I2C

18.2 Register Description

Table 18-2 List of Registers

Symbol	Name	Address	Initial value
ICCR	I2C Bus Control Register	0xFC00	0x00
ICSR	I2C Bus Status Register	0xFC01	0x00
ICRXDR	I2C Bus Receive Data Register	0xFC02	0x00
ICTXDR	I2C Bus Transmit Data Register	0xFC03	0x00
ICTSAR	I2C Transmit Address Register	0xFC04	0x00
ICSAR	I2C Slave Address Register	0xFC05	0x00
ICCLK	I2C Clock Divid Register	0xFC06	0x03
ICCMD	I2C Command Register	0xFC07	0x00
ICSSTR	I2C Bus SDA Setup Time Register	0xFC08	0x01
ICSHTR	I2C Bus SDA Hold Time Register	0xFC09	0x00
ICHDSR0	I2C Bus SDA Hardware Status Register 0	0xFC0A	0xC0
ICHDSR1	I2C Bus SDA Hardware Status Register 1	0xFC0B	0x00
ICTIMER	I2C Time Base Register	0xFC10	0xFF
SMBINT	SMBUS INT Status Register	0xFC11	0x00

18.2.1 I2C Bus Control Register (ICCR)

Regist	ter	ICCR		I2C Bus C	Control Register	Address	0xFC	00	
Bit	Bit N	lame	R/W	Initial	Description			Note	
7	ICE		R/W	0	I2C Bus I/F Enable 0 : Disable the I2C 1 : Enable the I2C				
6	IEICO R/W		R/W	0	IRIC0 Interrupt Enable 0: IRIC0 interrupt disabled 1: IRIC0 interrupt enabled				
5	IEIC	1	R/W	0		•			
4	IEIC	2	R/W	0	IRIC2 Interrupt Enable 0: IRIC2 interrupt disabl 1: IRIC2 interrupt enable				
3	IEIC	3	R/W	0	IRIC3 Interrupt Enable 0: IRIC3 interrupt disabled 1: IRIC3 interrupt enabled				
2	IEIC	4	R/W	0	IRIC4 Interrupt Enable 0: IRIC4 interrupt disabl 1: IRIC4 interrupt enable				
1	IEIC	5	R/W	0	IRIC5 Interrupt Enable 0 : IRIC5 interrupt disabl	ed			
					1 : IRIC5 interrupt enable				
0	GCA	Æ	R/W	0	General Call Address Ena GCAE control the Rep Address as Slave device. 0: GCA reply disable 1: GCA reply enable		l Call		

18.2.2 I2C Bus Status Register (ICSR)

Regi	ster I	CSR	I2C	Bus Status Register	Bus Status Register Address 0xFC0				
Bit	Bit Name	R/W	Initial	De	escription		Note		
7	BBSY	R	0	I2C Bus Busy Detection I	Flag				
				The BBSY flag indicates (bus busy) or released (bu		C bus is occupied			
				0: The I2C bus is released [Clear condition] When a stop condition is 1: The I2C bus is occupied [Set condition] When a start condition is	detected ed				
6	IRIC0	R/C	0	Slave Access Detection In	Slave Access Detection Interrupt				
				After having detected the address or GCAE=1 and time of slave mode, IR ACK.	ng address at the				
				Please refer to Figure 18 timeliness of IRIC0.					
				0 : No Interrupt					
				[Clear condition]					
				"1" write from CPU					
				1 : During interrupt [Set condition] Detected the concordan GCAE=1 and General cal mode.					
5	IRIC1	R/C	0	Received ACK/NACK In	terrupt (1)				
				(After the transmission of	the address / c	command)			
				When received ACK/NAG address / command, IRIC		ansmission of the			
				Please refer to Figure 1 set timeliness of IRIC.	8-10 and Figu	are 18-11 for the			
				0 : No Interrupt					
				[Clear condition]					
				"1" write from CPU					
				1 : During interrupt [Set condition]					
				When received ACK/NAt address / command.	CK, after the tr	ansmission of the			

MD6602

Regi	ster	IC	SR	I2C	Bus Status Register	Address	0xFC01	l
Bit	Bit N	lame	R/W	Initial	D	escription		Note
4	IRIC2		R/C	0	Received ACK/NACK Ir	nterrupt (2)		
					(After the transmission of	f the data)		
					When received ACK/NA data, IRIC2 is set to 1.			
					Please refer to Figure 18 timeliness of IRIC2.	8-9 and Figure	18-11 for the set	
					0 : No Interrupt			
					[Clear condition]			
					"1" write from CPU			
					1 : During interrupt [Set condition] Received ACK/NACK, a			
3	IRIC3		R/C	0	Data Reception Complete	e Interrupt		
					Before ACK/NACK transcomplete, IRIC3 is set to		he data reception	
					Please refer to Figure 18 timeliness of IRIC3.	8-8 and Figure	18-10 for the set	
					0 : No Interrupt			
					[Clear condition]			
					"1" write from CPU			
					1 : During interrupt [Set condition] Data reception comtransmission)	nplete (befor	re ACK/NACK	
2	IRIC4		R/C	0	SMBus Interrupt In IRIC4, the OR of the register is displayed. Please clear the interrupt to clear it.			
					0 : No Interrupt 1 : During interrupt			
1	IRIC5		R/C	0	Stop Condition Interrupt When Stop Condition is 0 0: No Interrupt	detected, IRIC5	is set to 1.	
					[Clear condition]			
					"1" write from CPU			
					1 : During interrupt [Set condition] detected Stop Condition	ı .		
0	RXAC	K	R	0	Receive Acknowledge			
			This bit is used to store received from the slave d					
					This bit is used to store received from the master 0: Received as the acknot 1: Received as the acknot	device in Slave owledge bit (AC	e mode. CK reception)	




Figure 18-2 Interrupt timing schematic view

18.2.3 I2C Bus Receive Data Register (ICRXDR)

Regist	er	ICRXD	R	I2C Bus R	eceive Data Register	Address	0xFC0	2
Bit	Bit N	ame	R/W	Initial	Description			Note
7	ICRXDR7 R		R	0	Receive Data[7]			
6	ICRXDR6 R		R	0	Receive Data[6]			
5	ICRXDR5 R		R	0	Receive Data[5]			
4	ICRX	KDR4	R	0	Receive Data[4]			
3	ICRX	KDR3	R	0	Receive Data[3]			
2	ICRX	KDR2	R	0	Receive Data[2]			
1	ICRX	KDR1	R	0	Receive Data[1]			
0	ICRX	KDR0	R	0	Receive Data[0]			

ICRXDR has to perform the read-out of data after the reception of data was completed. Can confirm the completion of the data reception by IRIC (ICSR register).

18.2.4 I2C Bus Transmit Data Register (ICTXDR)

Regist	er	ICTXD	R	I2C Bus Transmit Data Register		Address	0xFC	03
Bit	Bit Name R/W			Initial	Description			Note
7	ICTXDR7 R/W		0	Transmit Data[7]				
6	ICTXDR6 R/W		0	Transmit Data[6]				
5	ICTXDR5 R/W		R/W	0	Transmit Data[5]			
4	ICTX	DR4	R/W	0	Transmit Data[4]			
3	ICTX	DR3	R/W	0	Transmit Data[3]			
2	ICTX	DR2	R/W	0	Transmit Data[2]			
1	ICTX	DR1	R/W	0	Transmit Data[1]			
0	ICTX	DR0	R/W	0	Transmit Data[0]			

Start transmission by writing in data at ICTXDR.

Writing is prohibition until the transmission of data is completed in ICTXDR.

When write in ICTXDR during the transmission of data, the contents of data are destroyed.

18.2.5 Transmit Address Register (ICTSAR)

Regist	er	ICTSA	R	I2C Transmit Address Register		Address	0xFC0	4
Bit	Bit N	ame	R/W	Initial	Description			Note
7	ADR	6	R/W	0	Transmit Address [6]			
6	ADR	5	R/W	0	Transmit Address [5]			
5	ADR4		R/W	0	Transmit Address [4]			
4	ADR3		R/W	0	Transmit Address [3]			
3	ADR	2	R/W	0	Transmit Address [2]			
2	ADR	1	R/W	0	Transmit Address [1]			
1	ADR0		R/W	0	Transmit Address [0]			
0	CME)	R/W	0	Transmit Command 0: Write Command 1: Read Command			

Please take start in ICCMD registers after setting in ICTSAR registers.

18.2.6 Slave Address Register (ICSAR)

Regist	er	ICSAR		I2C Slave	Address Register	Address	0xFC	05
Bit	Bit N	ame	R/W	Initial	Description			Note
7	SVA	6	R/W	0	Slave Address [6]			
6	SVA	5	R/W	0	Slave Address [5]			
5	SVA	4	R/W	0	Slave Address [4]			
4	SVA	3	R/W	0	Slave Address [3]			
3	SVA	2	R/W	0	Slave Address [2]			
2	SVA	1	R/W	0	Slave Address [1]			
1	SVA	0	R/W	0	Slave Address [0]			
0	CMD)	R	0	Receive Command 0: Write Command 1: Read Command			

When the receive slave address matches the SVA[5:0] value in ICSAR, work as a slave device appointed to a master device.

18.2.7 Clock Divider Register (ICCLK)

Regist	er	ICCLK		I2C Clock	Divider Register Address 0xFC		206	
Bit	Bit Name R/W			Initial	Description		Note	
7-2	Reserved R			0	Reserved			
1	DIV[1] R/W			1	SCL Minimum Pulse Wid			
0	DIV[0] R/W			1	00: tSCLH/tSCLL= CLKS 01: tSCLH/tSCLL= CLKS 10: tSCLH/tSCLL = CLK 11: tSCLH/tSCLL = CLK	SLOW 32cycle SLOW 128cyc	e cle	

Set SCL minimum pulse width with a number for a cycle of CLKSLLOW.

The SCL pulse width (tHigh/tLow) on Bus spreads than this setting to need 5cycle for noise filter & synchronization.




Figure 18-3 tSCLH/tSCLL Timing definition

Table 18-3 Restrictions of the minimum clock frequency

SCL frequency	0 - 100KHz(Normal mode)	0 - 400KHz(Fast mode)
CLKSLOW frequency	upper than 1.74MHz	upper than 6.67MHz

18.2.8 I2C Command Register (ICCMD)

Regist	ter	ICCME)	I2C Comm	nand Register	Address	Address 0xFC07		
Bit	Bit N	ame	R/W	Initial	Description			Note	
7-5	Rese	rved	R	0	Reserved				
4	NAC		R/W	0	answer. When an ACK bit is set o ACK bit, the NACK bit is 0: No action 1: NACK answer When NACK answer com	After the data reception in the slave mode, return NACK nswer. When an ACK bit is set or when be going to set it with an ACK bit, the NACK bit is not set. : No action : NACK answer When NACK answer complete, this bit is "0" cleared. Be not set during master mode.			
3	ACK R/W 0 ACK Answer After the data reception in the slave mode, return ACK answer. When an NACK bit is set, the ACK bit is not set. 0: No action 1: ACK answer When ACK answer complete, this bit is "0" cleared.								
2	RDCNT R/W 0 Read Continue In a master mode, require the reading of the next data. Be not set during slave mode. 0: No action 1: Require the reading				f the next data.				
1	When Read data reception start, this bit is "0" cleared. END R/W Stop Condition generation Finish a data transfer, and require generation of the STOP condition. Change in a slave mode. Be not set during slave mode. When a GO bit is set or when be going to set it with a GO bit, the END bit is not set. 0: No action 1: Stop Condition generation								
0	GO		R/W	When stop condition detected, this bit is "0" cleared. Start Condition generation Generate START condition, and require the transmission start of the address / command. Change in a master mode. Be not set during slave mode. When an END bit is set, the GO bit is not set. 0: No action 1: Start Condition generation When start condition detected, this bit is "0" cleared.					

ICCMD is performed an initialization of in at the time of reset or ICCR register /ICE bit = 'zero' by 0x00.

18.2.9 I2C Bus SDA Setup Time Register (ICSSTR)

Regist	er	ICSSTI	2	I2C Bus Sl	DA Setup Time Register	Address	0xFC08	
Bit	Bit N	ame	R/W	W Initial Description			Note	
7-6	Reserved R		R	0	Reserved			
5	ICSSTR5 R/W		R/W	0	SDA Setup time setting [5]			
4	ICSSTR4 R/W		R/W	0	SDA Setup time setting [4]			
3	ICSS	TR3	R/W	0	SDA Setup time setting [3]			
2	ICSS	TR2	R/W	0	SDA Setup time setting [2]			
1	ICSSTR1 R/W		0	SDA Setup time setting [1]				
0	ICSSTR0 R/W			1	SDA Setup time setting [0	0]		

Use it for setting of the setup time of the SDA output for the SCL rising edge.

Minimum value of ICSSTR is 0x00, and, maximum value, is 0x3F ..tSU:DAT is determined by the following expression.

 $tSU:DAT = (ICSSTR + 1) \times (period of CLKSLOW [ns])$

When CLKSLOW is 25MHz, becomes the set range of 40ns - $2.56\mu s$




Figure 18-4 SDA Setup-time vs SCL rising

18.2.10 I2C Bus SDA Hold Time Register (ICSHTR)

Regist	er I	CSHT	R	I2C Bus S	DA Hold Time Register	Address	0xFC09	
Bit	Bit Nar	ne	R/W	Initial	Description			Note
7	ICSHE.	ХР	R/W	0	Expand SDA output Hold 0: No expand CLKSLOW is up to as SMBUS. 1: Expand SDA output H CLKSLOW is more t as SMBUS. The SDA output delays "zero" setting in CLKSLO			
6-5	Reserve	ed	R	0	Reserved			
4	ICSHT	R4	R/W	0	SDA Hold time setting [4]]		
3	ICSHT	R3	R/W	0	SDA Hold time setting [3]]		
2	ICSHT	R2	R/W	0	SDA Hold time setting [2]			
1	ICSHT	R1	R/W	0	SDA Hold time setting [1]			
0	ICSHT	R0	R/W	0	SDA Hold time setting [0]]		

In the slave address reception and a slave receive mode, use it for delay time setting to secure hold time for SCL of the SDA internally.

tHD:DAT = (ICSHTR)×(period of CLKSLOW [ns])

When CLKCSLOW is 25MHz, becomes the set range of 0 ns - 1240 ns.




Figure 18-5 Internal-SDA generation block diagram

At the time of ICSSTR and the ICSHTR setting, please set it to satisfy the following relations.

(Setup time by ICSSTR) > (Setup time by ICSHTR) - (Relative delay time of SDA and SCL)

As for the SDA and the relative delay time of SCL, it is with a difference of the delay time of SDA signal and the SCL signal on the I2C bus.In addition, this delay time lag needs consideration of the operating environment to be affected by the operating environment of the real I2C bus.

(Relative delay time of SDA and SCL) = (SCL delay time) - (SDA delay time)

18.2.11 I2C Bus SDA Hardware Status Register 0(ICHDSR0)

Regis	ter	ICHDS	R0	I2C Bus Register 0	SDA Hardware Status	Address	0xFC0A	
Bit	Bit N	ame	R/W	Initial	Description			Note
7	SDAMON R 1 Monitor of SDA signal. 0 : SDA is 'L' 1 : SDA is 'H'							
6	SCLI	SCLMON R 1 Monitor of SDA signal. 0 : SCL is 'L' 1 : SCL is 'H'						
5	SDACHG		R/C	0	SDACHG outputs having SDA signal change or not. 0: no detect of SDA signal change [Clear condition] "1" write from CPU 1: detect of SDA signal change [Set condition] When detect of SDA signal change			
4	SCLO	SCLCHG R/C 0 SCLCHG outputs having SCL signal change or not. 0: no detect of SCL signal change [Clear condition] "1" write from CPU 1: detect of SCL signal change [Set condition] When detect of SCL signal change		ange or not.				
3-0	Resei	rved	R	0	Reserved	<i></i>		

18.2.12 I2C Bus SDA Hardware Status Register 1(ICHDSR1)

Regist	Register ICHDSR1		R1	I2C Bus SDA Hardware Status Register 1 Address 0xFC0B			0xFC0B	
Bit	Bit N	ame	R/W	Initial	Description			Note
7-5	Reser	ved	R	0	Reserved	eserved		
4	I2C_S	ST4	R	0	State machine status [4]			
3	I2C_S	ST3	R	0	State machine status [3]			
2	I2C_S	ST2	R	0	State machine status [2]			
1	I2C_S	ST1	R	0	State machine status [1]			
0	I2C_S	ST0	R	0	State machine status [0]			

18.2.13 I2C Time Base Register

Regist	er	ICTIM	ER	I2C Time l	Base Register	Address	0xFC10		
Bit	Bit N	lame	R/W	Initial	Description	Description			
7	TIMI	E 7	R/W	1		I2C Time Base To make "1ms" time tick, set value as			
6	TIMI	E6	R/W	1		shown below ICTIMER = ((Frequency of CLKSLOW)/10^3/128) -1			
5	TIMI	E 5	R/W	1		· · · · · · · · · · · · · · · · · · ·			
4	TIMI	E4	R/W	1					
3	TIMI	E3	R/W	1					
2	TIMI	E2	R/W	1					
1	TIMI	E1	R/W	1					
0	TIMI	Ε0	R/W	1					


18.2.14 SMBUS INT Status Register

Regis	ter	SMBIN	ΙΤ	SMBUS INT Status Register		Address	0xFC11	
Bit	Bit N	ame	R/W	Initial	Description			Note
7-3	Rese	rved	R	0	Reserved			
2	IRSM	12	R/C	0	SMBUS standard, be set to Judge the TTIMEOUT setting = 1ms. 0: No Interrupt [Clear Condition] "1" write from CPU 1: During interrupt [Set condition]	o Interrupt ear Condition rite from CPU aring interrupt condition ects violation of TTIMEOUT		
1	IRSM	1 1	R/C	0	When IRSM1 detects vio in SMBUS standard, be so Judge the TLOW:SEXT setting = 1ms. 0 : No Interrupt [Clear Condition] "1" write from CPU 1 : During interrupt [Set condition]	detects violation of TLOW:SEXT defined ndard, be set to "1". DW:SEXT violation as ICTIMER register of tion. CPU rrupt n.		
0	IRSM	10	R/C	0	Detects violation of TLOW:SEXT When IRSM0 detects violation of TLOW:MEXT defined in SMBUS standard, be set to "1". Judge the TLOW:MEXT violation as ICTIMER register setting = 1ms. 0: No Interrupt [Clear Condition] "1" write from CPU 1: During interrupt [Set condition] Detects violation of TLOW:MEXT			

18.3 I2C bus data format


I2C bus interface are two kinds of data format (Figure 18-6). The first byte following the start condition will always be 8bit configuration. Figure 18-7 shows the timing of the I2C bus.

(a)Transfer format



N: Number of bytes transferred

(b)Transfer format (Retransmitting a start condition)



M1,M2: Number of bytes transferred

Figure 18-6 I2C bus data format





Figure 18-7 I2C bus timing

18.4 Slave receiver operation

In slave receiver operation, the master device outputs the slave address, data and clock. The slave device returns acknowledgements. The following describes the procedure and operations for slave reception.

- (1) Set the ICE bit in ICCR to "1".
- (2) Set slave address to the SVA bit in ICSAR.
- (3) The master device sends a slave address and a write command following a start condition.
- (4) To compare the SVA bit in ICSAR and received slave address.
- (5) After receiving matching slave address, stored in the CMD bit in ICSAR a write command, and returns acknowledgements to the master device.
- (6) At the same time send acknowledgements, IRIC0 bit in ICSR is set to "1" and generates an interrupt.
- (7) Clear the IRIC0 bit in ICSR to "0".
- (8) The slave receives the data from the master device.
- (9) The slave stores the received data into ICRXDR, and IRIC3 bit in ICSR set to "1".
- (10) If want to continue to receive operations, ACK bit in ICCMD set to "1". Then ACK response is output to I2C bus
- (11) If want to continue to receive operations, return (8).
- (12) If don't want to continue to receive operations, NACK bit in ICCMD set to "1". Then NACK response is output to I2C bus.
- (13) Clear the IRIC3 bit in ICSR to "0".
- (14) If detecting the stop condition, IRIC5 bit in ICSR is set to "1" and an interrupt is generated. Clear IRIC5 in ICSR to "0".

a)Address transmission(Master) \rightarrow Data receive(Slave)



b) Data receive(Slave)





Figure 18-8 Slave receive operation timing

18.5 Slave transmitter operation

In slave transmitter operation, the slave device outputs tranmit data, and the master device outputs the slave address, returns acknowledgements. The following describes the procedure and operations for master reception.

- (1) Set the ICE bit in ICCR to "1".
- (2) Set slave address to the SVA bit in ICSAR.
- (3) The master device sends a slave address and a read command following a start condition.
- (4) To compare the SVA bit in ICSAR and received slave address.
- (5) After receiving matching slave address, stored in the CMD bit in ICSAR a read command, and returns acknowledgements to the master device.
- (6) At the same time send acknowledgements, IRIC0 bit in ICSR is set to "1" and generates an interrupt.
- (7) Clear the IRIC0 bit in ICSR to "0".
- (8) When the transmit data is set in the ICTXDR, transmission is started.
- (9) When transmission is complete and receives ACK or NACK from the master device, IRIC2 bit in ICSR set to "1".
- (10) To check the RXACK bit in ICSR for confirming which the ACK reception or NACK reception.
- (11) Clear the IRIC2 bit in ICSR to "0".
- (12) If want to continue to transmission, return (8).
- (13) If detecting the stop condition, IRIC5 bit in ICSR is set to "1" and an interrupt is generated. Clear the IRIC5 bit in ICSR to "0".

a)Address receive → Data transmission



b) Data transmission




Figure 18-9 Slave transmit operation timing

18.6 Master receiver operation

In master receiver operation, the slave device outputs tranmit data, and the master device outputs the slave address, returns acknowledgements. The following describes the procedure and operations for master reception.

- (1) Set the ICE bit in ICCR to "1".
- (2) Set the slave address to the ADR [6:0] in ICTSAR, and set CMD bit in ICTSAR to "1".
- (3) Set the GO bit in ICCMD to 1 in order to generate the start condition. When the start condition is detected, this GO bit is cleared automatically.
- (4) The master device sends a slave address and a read command following the start condition
- (5) At the same time receive ACK or NACK from the slave device, IRIC bit in ICSR is set to "1" and generates an interrupt..It is able to confirm which ACK reception or NACK reception by checking the RXACK bit in ICSR.. The master device will hold the SCL "Low" until write to any bit of ICCMD.
- (6) Clear the IRIC bit in ICSR to "0".
- (7) Set the RDCNT bit in ICCMD to "1" in order to release the SCL.
- (8) When receive the eight-bit data, IRIC3 bit in ICSR is set to "1" and generates interrupt. The master device will hold the SCL "Low" until write to any bit of ICCMD.
- (9) Clear the IRIC3 bit in ICSR to 0.
- (10) Read received data of ICRXDR.
- (11) If continue to receive operation:

Set the RDCNT bit in ICCMD to "1". Return the ACK to the slave device automatically, and repeat from (8) to (11).


If stop the receiver operation:

Set the END bit in ICCMD to "1". Returning the NACK to the slave device automatically, the master device starts generating the stop condition. When it finishes generating the stop condition, the IRIC5 bit in ICSR is set to "1" and an interrupt is generated. Clear the IRIC5 bit in ICSR to "0".

If start the next operation

To check the BBSY bit in ICSR first for confirming the detection of the stop condition, then set the GO bit in ICCMD to "1".

a)Address transmission→ data receive



b) Data receive




Figure 18-10 Master receive operation timing

18.7 Master transmitter operation

In master transmitter operation, master device outputs transmitted data and transmitted clock, and slave device returns acknowledgements. The following describes the procedure and operations for master transmission.

- (1) Set the ICE bit in ICCR to "1".
- (2) Set slave address to the ADR[6:0] in ICTSAR, and set CMD bit in ICTSAR to 0.
- (3) Set the GObit in ICCMD to "1" in order to generate the start condition. When the start condition is detected, this GO bit is cleared automatically.
- (4) The master device sends a slave address and a read command following a start condition.
- (5) At the same time receive ACK or NACK from the slave device, IRIC1 bit in ICSR is set to "1" and generates an interrupt.. ..It is able to confirm which ACK reception or NACK reception by checking the RXACK bit in ICSR.. The master device will hold the SCL "Low" until write to any bit of ICCMD or the transmit data into ICTXDR.
- (6) Clear the IRIC1 bit in ICSR to "0".
- (7) Set the ICTXDR to transmit data.
- (8) After complete transmission for the eight-bit data, The master device will wait for ACK or NACK from the slave device.
- (9) At the same time receive ACK or NACK from the slave device, IRIC2 bit in ICSR is set to "1" and generates an interrupt. .It is able to confirm which ACK reception or NACK reception by checking the RXACK bit in ICSR.. The master device will hold the SCL "Low" until write to any bit of ICCMD or the transmit data into ICTXDR.
- (10) Clear the IRIC2 bit in ICSR to 0.
- (11) If continue to transmitter operation:

Set the transmit data into ICTXDR. Repeat from (8) to (11).


If stop the transmitter operation:

Set the END bit in ICCMD to "1" and the master device starts generating the stop condition. When it finishes generating the stop condition, IRIC5 bit in ICSR is set to "1" and an interrupt is generated. Clear IRIC5 bit in ICSR to "0".

If start the next operation

To check the BBSY bit in ICSR first for confirming the detection of the stop condition, then set the GO bit in ICCMD to "1".

a)Address transmission→Data transmission



b) Data transmission





Figure 18-11 Master transmit operation timing

18.8 Noise Filter

SCL and SDA are taken into the internal circuit through the noise filter. Figure 18-12 shows the block diagram of the noise filter.

Noise filter is composed of flip-flop circuit and a match detector which are connected in series two-stage.

Noise filter is comprised of two steps of FF circuits and match detecting circuits. When SCL is sampled in CLKSLOW and two flip-flop outputs are matched, convey its level to the next stage. If outputs are unmatched, output is maintain a previous value.



CLKSLOW:I2C system clock

Figure 18-12 Block Diagram of the noise filter

19. UART


The modem terminal control is not supported by the LSI.

19.1 Overview

UART supports asynchronous serial I/O mode. UART has a dedicated timer to generate a transfer clock and operate independently.

Table 19-1 Feature of UART

Item	Description					
	Data Length: 5, 6, 7 or 8bits					
Data Format	Start Bit: 1bit					
Data Format	Parity Bit: odd, even or none					
	Stop Bits: 1 or 2bits					
	Based on Divisor Latch Bytes					
Baud Rate	Baud Rate (bps) = $CLKUART/16 \times 1/(n)$					
Baud Rate	CLKUART:CLKSLOW					
	n: Setting value of Divisor Latch Bytes(DLB1 & DLB2)					
FIFO	TXFIFO:16bytes					
	RXFIFO:16bytes					
Interment by TV	Transmit Buffer Empty					
Interrupt by TX	Transfer Completed					
Intomunt has DV	Receive Buffer Full					
Interrupt by RX	Parity Error / Overrun Error / Framing Error					



RXFIFO : Receiver FIFO TXFIFO : Transmitter FIFO

RX Shift Register: Receiver Shift Register TX Shift Register: Transmitter Shift Register

RXD: Receive Data TXD: Transmit Data

Figure 19-1 Block Diagram of UART

19.2 External (off-chip) connections

Port	Direction	Description
TXD	Output	Transmit Data
RXD	Input	Receive Data

19.3 Register Description

Table 19-2 List of registers

Symbol	Name	Address	Initial value
RBR	Receiver Buffer Register	0xFC80	indeterminate
THR	Transmitter Holding Register	0xFC80	indeterminate
IER	Interrupt Enable Register	0xFC81	0x00
IIR	Interrupt Identification Register	0xFC82	0xC1
FCR	FIFO Control Register	0xFC82	0xC0
LCR	Line Control Register	0xFC83	0x03
LSR	Line Status Register	0xFC85	0x60

In addition, there are 2 Clock Divisor registers that together form one 16 bit.

The registers can be accessed when LCR.DLAB is set to '1'. At this time RBR, THR and IER registers at addresses 0xFC80-0xFC81 can't be accessed.

Symbol	Name	Address	Initial value
DLB1	Divisor Latch Byte 1	0xFC80	0x00
DLB2	Divisor Latch Byte 2	0xFC81	0x00

19.3.1 Receiver Buffer Register/Transmitter Holding Register

Regist	Register RBR		Receiver Buffer Register		Address	0xFC80	
Bit	Bit Bit Name R/W Initial		Initial	Description			Note
7-0	7-0 R		indeterminate	Receiver FIFO output			

Regist	Register THR		Transmitter Holding Register		Address	0xFC80	
Bit	Bit Bit Name R/W		Initial	Description			Note
7-0	7-0 W		indeterminate	Transmit FIFO input			

19.3.2 Interrupt Enable Register (IER)

This register allows enabling and disabling interrupt generation by the UART.

Regis	ter	IER		Interrupt E	Enable Register	Address	0xFC81		
Bit	Bit N	ame	R/W	Initial	Description			Note	
7-3	Rese	ved	R/W	0	Read value '0'. Write only '0'.				
2	IER2		R/W	0	Receiver Line Status Interrupt '0' – disabled '1' – enabled				
1	IER1		R/W	0	Transmitter Holding Regi '0' – disabled '1' – enabled	Transmitter Holding Register empty Interrupt '0' – disabled			
0	IERO R/W			0	Received Data available I '0' – disabled '1' – enabled	nterrupt			

19.3.3 Interrupt Identification Register (IIR)

The IIR enables the programmer to retrieve what is the current highest priority pending interrupt.

Bit 0 indicates that an interrupt is pending when it's logic '0'. When it's '1' – no interrupt is pending.

The following table displays the list of possible interrupts along with the bits they enable, priority, and their source and reset control.

Regist	Register IIR			Interrupt Identification Register Address 0xFC82					
Bit	Bit N	ame	R/W	Initial	Description		Note		
7-6	Reser	ved	R	1	Read value '1'. Write only '1'.				
5-4	Reser	ved	R	0	Read value '0'. Write only '0'.				
3	IIR3		R	0	Interrupt Type bit 3 Please refer to the follow interrupt	the type of the			
2	IIR2		R	0	Interrupt Type bit 2 Please refer to the follow interrupt	Interrupt Type bit 2 Please refer to the following table for the type of the			
1	IIR1		R	0	Interrupt Type bit 1 Please refer to the following table for the type of the				
0	NOP	END	R	1	interrupt is pending	'0' – indicates that an interrupt is pending			

IIR3	IIR2	IIR1	Priority	Interrupt Type	Interrupt Source	Interrupt Reset Control	
0	1	1	1 st	Receiver Line Status	Parity, Overrun or Framing errors	Reading the Line Status	
					or Break Interrupt	Register	
0	1	0	2^{nd}	Receiver Data available	FIFO trigger level reached	FIFO drops below trigger	
						level	
1	1	0	2^{nd}	Timeout Indication	There's at least 1 character in the	Reading from the FIFO	
					FIFO but no character has been	(Receiver Buffer Register)	
					input to the FIFO or read from it	` '	
					for the last 4 Char times.		
0	0	1	$3^{\rm rd}$	Transmitter Holding	Transmitter Holding Register	Writing to the Transmitter	
				Register empty	Empty	Holding Register or	
						reading IIR.	

19.3.4 FIFO Control Register (FCR)

The FCR allows selection of the FIFO trigger level (the number of bytes in FIFO required to enable the Received Data Available interrupt). In addition, the FIFOs can be cleared using this register.

Regist	er	FCR		FIFO Cont	rol Register	Address	0xFC82	
Bit	Bit N	ame	R/W	Initial	Description			Note
7-6	FTL[1:0]	RW	11	Define the Receiver FIFO '00' – 1 byte '01' – 4 bytes '10' – 8 bytes '11' – 14 bytes	Interrupt trigg	ger level	
5-3	Reser	ved	W	0	Read value '0'. Write only '0'.			
2	TFCI	LR	W	0	'1' – Clear TXFIFO and resets its counter logic.to '0' The TX shift register is not cleared. While '1' is written, this bit has been cleared.			
1	RFCI		W	0	'1' – Clear RXFIFO and resets its counter logic to '0'. The RX shift register is not cleared. While '1' is written, this bit has been cleared.			
0	Reser	ved	W	0	Read value '0'. Write only	y '0'.		

19.3.5 Line Control Register (LCR)

The line control register allows the specification of the format of the asynchronous data communication used. A bit in the register also allows access to the Divisor Latches, which define the baud rate. Reading from the register is allowed to check the current settings of the communication.

Regis	ter LCR		Line Control Register Address 0xFC83					
Bit	Bit Name	R/W	Initial	Description			Note	
7	DLAB	R/W	0	'1' – The divisor latches	Divisor Latch Access bit. '0' – The normal registers are accessed '1' – The divisor latches can be accessed Break Control bit			
6	BRK	R/W	0	'0' – break is disabled '1' – the serial out is force	0' (break state).			
5	STICK	R/W	0	Stick Parity bit. '0' – Stick Parity disabled '1' – If PARE and EVPA is transmitted and chis '1' and EVPAR is transmitted and chec	'0'. If PARE			
4	EVPAR	R/W	0	Even Parity select '0' – Odd number of '1' i each word (data an words, if the data h it, then the parity b '1' – Even number of '1'	ined). In other mber of '1' in			
3	PARE	R/W	0	Parity Enable '0' – No parity '1' – Parity bit is generate	ed on each out	going character		
2	NSTP	R/W	0	and is checked on each incoming one. Specify the number of generated stop bits '0' - 1 stop bit '1' - 2 stop bits, when either a 6-,7-, or 8-bit character length is selected. 1.5 stop bits, when 5-bit character length is selected.				
				Note that the receiver alw only.	•	-		
1-0	NBCHAR	R/W	1	Select Number of bits in 6 '00' – 5 bits '01' – 6 bits '10' – 7 bits '11' – 8 bits	each character			

19.3.6 Line Status Register (LSR)

Regi	ister	LSR		Line Stat	us Register	Address	0xFC85	
Bit	Bit N	ame	R/W	Initial	Description			Note
7	RXE		R	0	'0' –No errors in RXFIFO '1' – There is at least one break indications is cleared upon reading	parity error, f n the RXFIF g the LSR		
6	TXE	VIP	R	1	Transmitter Empty indica '0' – Not empty 1' –Both the TXFIFO and The bit is cleared TXFIFO.	l Tx Shift Reg		
5	TFEN	ИΡ	R	1	Generates Transmi	2' – TXFIFO is not empty 2' – The TXFIFO is empty. Generates Transmitter Holding Register Empty interrupt. The bit is cleared when data is written		
4	BRK	I	R	0	Break Interrupt (BI) indic '0' – No break condition is '1'–A break condition ha character. The break in logic 0 for a time data + parity + stop character enters the for a valid start bit the bit is cleared upon reachers.	d in the current the line is held cter (start bit + case, one zero e UART waits character. The R.		
3	FERI		R	0	Framing Error (FE) indica '0' – No framing error in '1' – The received charac did not have a generally, it might b is corrupt. The bit	ator the current character at the top valid stop b to that all the is cleared up	aracter of the RXFIFO it. Of course, following data on reading the	
2	PERI		R	0	Parity Error (PE) indicato '0' – No parity error in the '1' – The character that FIFO has been recei	LSR. Generates Receiver Line Status interrupt. Parity Error (PE) indicator 10' – No parity error in the current character 11' – The character that is currently at the top of the FIFO has been received with parity error. The bit is cleared upon reading the LSR.		
1	OERI		R	0	Overrun Error (OE) indice '0' – No overrun state '1' – If RXD continues to trigger level, an over RXFIFO is full and completely received bit is cleared upon re	Overrun Error (OE) indicator		
0	DRD	ΥΙ	R	0	Data Ready (DR) indicate '0' – No characters in the '1' – At least one character the RXFIFO. The bit is cleared up the RXFIFO	or. RXFIFO er has been re	ceived and is in	

19.3.7 Divisor Latches

Register DLB1 Divisor		Divisor Latch Byte 1	Divisor Latch Byte 1(LSB) Address		0xFC80		
Bit	Bit N	ame	R/W	Initial	Description		Note
7-0			R/W	0	The LSB of the divisor latch		

Regist	Register DLB2		Divisor Latch Byte 2(MSB)		Address	0xFC81	
Bit	Bit N	ame	R/W	Initial	Description		Note
7-0			R/W	0	The MSB of the divisor latch		

The divisor latches can be accessed by setting LCR.DLAB to '1'. It needs to set '1' to LCR.DLAB before the divisor values are set into DLB1 and DLB2. The 2 bytes divisor values should be stored into DLB1 and DLB2 as a16-bit binary code during initialization. Base on these values, baud rate is determined by the following expression

Baud rate = CLKUART(:CLKSLOW)/(16 x divisor value)

Example of a baud rate and a divisor value are shown in Table 19-3. . .

The internal counter in Baud Rate Generator starts to work when the DLB1 is written, so when setting the divisor, write the MSB first and the LSB last.

The default value of DLB1 and DLB 2 are '0', which disables all serial I/O operations. After setting the divisor,

LCR.DLAB should be '0' in order to access RBR and THR.

19.3.8 Baud rate

Table 19-3 Example of Baud rate, Divisor, and Crystal

	9.216 MH	lz Crystal	12.288 MI	Hz Crystal	12.5 MHz Crystal	
Baud Rate (bps)	Decimal Divisor Value	Percent Error	Decimal Divisor Value	Percent Error	Decimal Divisor Value	Percent Error
2400	480	-	640	-	651	0.01
4800	240	_	320	_	326	0.15
9600	120	_	160	_	163	0.15
19200	60	_	80	_	81	0.47
38400	30	_	40	_	41	0.76
76800	15	_	20	_	28	0.35
96000	12	_	16	_	16	1.73
115200	10	_	13	2.6	14	3.11
128000	9	_	12	_	12	1.73
256000	4	12.5	6	_	6	1.73
384000	3	_	4	_	4	1.73
512000	2	12.5	3	_	3	1.73
768000	1	50	2	_	2	1.73
1152000	1	-	1	33.3	1	35.63
1536000	_	-	1	_	1	1.73

	12.0 MH:	z Crystal
Baud Rate (bps)	Decimal Divisor Value	Percent Error
125K	12	_
150K	10	-
250K	6	_
300K	5	-
500K		-
750K	2	_
1500K	1	-

Table 19-3 shows just the example of Baud rate and Decimal Divisor Value in case of using several Crystals.

The Baud rate calculated it by the following

Computation expression.

Baud rate = CLKUART (CLKSLOW) /(1 6x Divisor Value). CLKUART(CLKSLOW) = 2 x frequency of Crystal (at CLKFG0.DIV:1/1)

The accuracy of the Baud rate is depend on Crystal frequency and its characteristics,.

The errors in Table 19-3 were calculated by the computation expression as above, and are not things to guarantee.

MD6602

19.4 Operation

This UART core is very similar in operation to the standard 16550 UART chip without the modem terminal control function. So only the FIFO mode is supported.


20. Analog Inter-Connection Network

20.1 Overview

The LSI has Analog Inter-Connection Network which makes connections among internal analog modules as shown in Figure 20-1. All switch states in the figure can be configured by user settings in corresponding registers. Using this scheme, for example, user can configure as follows.

- (1) ADC Inputs can be directly connected to External Pins, or OPAMP can be inserted between External Pin and ADC Input.
- (2) OPAMP can be used as standalone amplifier or Unity (voltage follower). Comparator can be used as standalone one or OPAMP can be inserted between External Pin and Comparator Input.
- (3) DAC Output can be connected to Comparator Inputs or External Pins.

 Voltage Reference Output and Temperature Sensor Output can be connected to Comparator or ADC Inputs.



Note: The analog network is configured by each analog register setting. Please refer to corresponding chapter.

Figure 20-1 Analog Inter-Connection

21. High Speed 10bit SAR ADC

21.1 Overview

The LSI has Dual High Speed 10bit SAR (Successive Approximation Register) AD Converters (ADC0 and ADC1) with High Speed Conversion Rate 4MSPS. Each ADC has maximum 12 inputs and each input has corresponding result register. Each result can be applied specified Offset Value (Regarding the offset adjustment, please refer to the 21.3.5).

Each ADC-0 and ADC-1 (10bit ADC) has dual sample/hold blocks in each input block.

AD Conversion Mode is selected from "Burst until Sequence End" or "Step and Round Sequence". The sequence means the order of input channels to be converted. In the mode "Burst until Sequence End", one trigger can initiate contiguous burst conversions according to configured sequence. In the mode "Step and Round Sequence", the conversion sequence follows configured one but each conversion requires something conversion trigger to start.

AD Conversion time can be selected from slow (half speed) or fast (max speed).

AD Conversion trigger can be selected from external GPIO events, analog comparator events, PWM events or Timer events. Of course, each ADC can generate interrupt when selected conversion has done. Besides interrupts, All ADC channel can be became the event source at conversion finish of specified channel (selected the channel from the ADTRGL/Hn; multiple selection is acceptable).




Figure 21-1 Block Diagram of 10bit ADC

Table 21-1 Input/Output pins

Channel	Pin /Sig. name of Unit 0	Pin /Sig. name of Unit 1	Description
0	ANEX0	ANEX4	Analog External 0/4
1	ANEX1	ANEX5	Analog External 1/5
2	ANEX2	ANEX6	Analog External 2/6
3	ANEX3	ANEX7	Analog External 3/7
4	ANEX16	ANEX16	Analog External 16 (OPAMP0,DAC0)
5	ANEX17	ANEX17	Analog External 17 (OPAMP1,DAC1)
6	ANEX9	ANEX13	Analog External 9/13
7	TEMP	TEMP	TEMP
8	AGND	AGND	Analog GND (1/2 AVCC)
9	AVSS	AVSS	Analog VSS
10	ANEX18	ANEX18	Analog External 18 (OPAMP2,DAC2)
11	ANEX19	ANEX19	Analog External 19 (OPAMP3,DAC3)

Table 21-2 Feature of High Speed 10bit SAR ADC0 and ADC1

Item	Description	Note
Unit Counts	Dual Unit	Can operate independently
Input Channels	12 Inputs/unit	
Resolution	10bits	
Conversion Speed	4MSPS (million samples per second)	Sampling Time + Conversion Time = 250ns
Dual Simultaneous Sampling	Supported	
Conversion Mode	Burst Until Sequence End Step and Round Sequence	
Conversion Trigger	Selectable from internal events	
Interrupt and Event Outputs	Interrupt or Event Output can be generated when Conversion finished.	

21.2 Register Description

ADC10 has two kinds of register group: XBUS register group and SFR group. Table 21-3 shows XBUS register and Table 21-4 and Table 21-5 shows SFRs.

Table 21-3 XBUS registers

Symbol (Unit n)	Name	Address (Unit 0)	Address (Unit 1)	Initial value
ADCn	ADC Configuration Register	0xF000	0xF080	0x00
ADSMn	ADC Sample Mode Register	0xF001	0xF081	0x00
ADSLn	ADC Channel Sequence L Register	0xF002	0xF082	0x00
ADSHn	ADC Channel Sequence H Register	0xF003	0xF083	0x00
ADEVTLn	ADC Trigger Source L Register	0xF004	0xF084	0x00
ADEVTHn	ADC Trigger Source H Register	0xF005	0xF085	0x00
ADNSMPn	ADC Sample/Hold Register	0xF006	0xF086	0x04
ADENn	ADC Enable Register	0xF007	0xF087	0x00
ADACCLRn	ADC Access counter clear Register	0xF008	0xF088	0x00
ADUPTHL0n	ADC Ch0 update threshold L Register	0xF009	0xF089	0x00
ADUPTHH0n	ADC Ch0 update threshold H Register	0xF00A	0xF08A	0x00
ADNUPCNTn	ADC Ch0 non-update counter	0xF00B	0xF08B	0x00
ADEEVSn	ADC Extend Event Select Register	0xF00C	0xF08C	0x00
ADOL0n	ADC Ch0 Offset Data L Register	0xF010	0xF090	0x00
ADOH0n	ADC Ch0 Offset Data H Register	0xF011	0xF091	0x00
ADOL1n	ADC Ch1 Offset Data L Register	0xF012	0xF092	0x00
ADOH1n	ADC Ch1 Offset Data H Register	0xF013	0xF093	0x00
ADOL2n	ADC Ch2 Offset Data L Register	0xF014	0xF094	0x00
ADOH2n	ADC Ch2 Offset Data H Register	0xF015	0xF095	0x00
ADOL3n	ADC Ch3 Offset Data L Register	0xF016	0xF096	0x00
ADOH3n	ADC Ch3 Offset Data H Register	0xF017	0xF097	0x00
ADOL4n	ADC Ch4 Offset Data L Register	0xF018	0xF098	0x00
ADOH4n	ADC Ch4 Offset Data H Register	0xF019	0xF099	0x00
ADOL5n	ADC Ch5 Offset Data L Register	0xF01A	0xF09A	0x00
ADOH5n	ADC Ch5 Offset Data H Register	0xF01B	0xF09B	0x00
ADOL6n	ADC Ch6 Offset Data L Register	0xF01C	0xF09C	0x00
ADOH6n	ADC Ch6 Offset Data H Register	0xF01D	0xF09D	0x00
ADOL7n	ADC Ch7 Offset Data L Register	0xF01E	0xF09E	0x00
ADOH7n	ADC Ch7 Offset Data H Register	0xF01F	0xF09F	0x00
ADOL8n	ADC Ch8 Offset Data L Register	0xF020	0xF0A0	0x00
ADOH8n	ADC Ch8 Offset Data H Register	0xF021	0xF0A1	0x00
ADOL9n	ADC Ch9 Offset Data L Register	0xF022	0xF0A2	0x00

MD6602

Symbol (Unit n)	Name	Address (Unit 0)	Address (Unit 1)	Initial value
ADOH9n	ADC Ch9 Offset Data H Register	0xF023	0xF0A3	0x00
ADOLAn	ADC Ch10 Offset Data L Register	0xF024	0xF0A4	0x00
ADOHAn	ADC Ch10 Offset Data H Register	0xF025	0xF0A5	0x00
ADOLBn	ADC Ch11 Offset Data L Register	0xF026	0xF0A6	0x00
ADOHBn	ADC Ch11 Offset Data H Register	0xF027	0xF0A7	0x00

Table 21-4 SFR (each unit)

Symbol (Unitn)	Name	Address (Unit 0)	Address (Unit 1)	Initial value
ADL0n	ADC Ch0 Data L	0x99	0x9A	0x00
ADH0n	ADC Ch0 Data H	0x99	0x9A	0x00
ADL1n	ADC Ch1 Data L	0xA1	0xA2	0x00
ADH1n	ADC Ch1 Data H	0xA1	0xA2	0x00
ADL2n	ADC Ch2 Data L	0xA9	0xAA	0x00
ADH2n	ADC Ch2 Data H	0xA9	0xAA	0x00
ADL3n	ADC Ch3 Data L	0xB1	0xB2	0x00
ADH3n	ADC Ch3 Data H	0xB1	0xB2	0x00
ADL4n	ADC Ch4 Data L	0xB9	0xBA	0x00
ADH4n	ADC Ch4 Data H	0xB9	0xBA	0x00
ADL5n	ADC Ch5 Data L	0xC1	0xC2	0x00
ADH5n	ADC Ch5 Data H	0xC1	0xC2	0x00
ADL6n	ADC Ch6 Data L	0xC9	0xCA	0x00
ADH6n	ADC Ch6 Data H	0xC9	0xCA	0x00
ADL7n	ADC Ch7 Data L	0xD1	0xD2	0x00
ADH7n	ADC Ch7 Data H	0xD1	0xD2	0x00
ADL8n	ADC Ch8 Data L	0xD9	0xDA	0x00
ADH8n	ADC Ch8 Data H	0xD9	0xDA	0x00
ADL9n	ADC Ch9 Data L	0xE1	0xE2	0x00
ADH9n	ADC Ch9 Data H	0xE1	0xE2	0x00
ADLAn	ADC Ch10 Data L	0xE9	0xEA	0x00
ADHAn	ADC Ch10 Data H	0xE9	0xEA	0x00
ADLBn	ADC Ch11Data L	0x89	0x8A	0x00
ADHBn	ADC Ch11 Data H	0x89	0x8A	0x00

Table 21-5 SFR (common)

Symbol	Name	Address	Initial value
ADT	Mix ADC CPU Trigger Register	0xF1	0x00
ADI	Mix ADC Interrupt Register	0xF2	0x00

21.2.1 ADC Configuration Register (ADCn)

Register ADCn			ADC Cor	nfiguration Register	Address(Unit 0)	0xF000		
Regist	CI	ADCII		ADC COL	inguration Register	Address(Unit 1)	0xF080	
Bit	Bit N	ame	R/W	Initial	Description		Note	
7	UPTI	H0EN	R/W	0	CH0 update threshold ena 0: disable 1: enable	able		
6	ADM	ODE	R/W	0	(Output interrupt after las	ADC Conversion Mode 0: Burst until Sequence End (Output interrupt after last sequence) 1: Step and Round Sequence		
5	ADT	IME	R/W	0	ADC Conversion Time 0: Slow (CLKADCn_133 1: Fast (CLKADCn_133)			
4	ADT	RG4	R/W	0	ADC Trigger Source			
3	ADT	RG3	R/W	0	00000: CPU 00001: GPIO0 Event for .	ADC (neg edge)		
2	ADT	RG2	R/W	0	00001: GPIO0 Event for 2	, , ,		
1	ADT	RG1	R/W	0	00011: GPIO0 Event for			
0	ADT		R/W	0	00100: GPIO1 Event for a 00101: GPIO1 Event for a			
					00110: GPIO1 Event for 00111: GPIO2 Event for 01000: GPIO2 Event for 01001: GPIO3 Event for 01010: GPIO3 Event for 01011: GPIO3 Event for 01011: GPIO3 Event for 01101: Comparator 0 (put 01110: Comparator 1 (put 01111: Comparator 2 (put 10000: Comparator 3 (put 10001: TIMER0-CMA (put 10010: TIMER0-CMB (put 10011: TIMER1-CMA (put 10100: TIMER1-CMB (put 10101: PWM0-EVENT0 10110: PWM0-EVENT1 10111: PWM1-EVENT0 11000: PWM1-EVENT1 11011: PWM2-EVENT0 11001: PWM2-EVENT1 11011: PWM3-EVENT1 11011: PWM3-EVENT1 11011: PWM3-EVENT1 11011: PWM3-EVENT1 11111: See ADEEVS reg Others are reserved. Do n	ADC (neg edge) ADC (pos edge) ADC (both edge) ADC (neg edge) ADC (neg edge) ADC (pos edge) ADC (both edge) Ise) Ise) Ise) Ise) Ise) Ise) Ise) Is		

UPTHOEN, ADMODE and ADTIME in ADCn register should be written when ADENn.EN=0. Setting ADENn.EN=1 and waiting 1uS, then ADC Trigger Source should be written into ADTRG[4:0].

21.2.2 ADC Sample Mode Register (ADSMn)

Register ADSM		ADCM	n	ADC So.	mpla Mada Dagistar	Address(Unit 0)	0xF001		
Regist	Register		11	ADC Sa	mple Mode Register	Address(Unit 1)	0xF081		
Bit	Bit N	ame	R/W	Initial	Description		Note		
7	DSHI	MODE	R/W	0	Dual Sample Hold mode 0: Single Sample/Hold Mode 1: Dual Sample/Hold Mode (When DSHMODE=1 and two or more than two channel are selected including ch0 by ADSL/F register, ch0 and the next younger channel are sample simultaneously).				
6	reserv	ved	R	0	Read value is 0. Write only 0.				
5	reserv	ved	R	0	Read value is 0. Write on	ly 0.			
4	reserv	ved	R	0	Read value is 0. Write on	ly 0.			
3	reserv	ved	R	0	Read value is 0. Write on	ly 0.			
2	reserv	ved	R	0	Read value is 0. Write only 0.		Read value is 0. Write only 0.		
1	reserv	ved	R	0	Read value is 0. Write only 0.		Read value is 0. Write only 0.		
0	reserv	ved	R	0	Read value is 0. Write on	ly 0.			

DSHMODE bit must be written when ADENn.EN=0.

21.2.3 ADC Channel Sequence L Register (ADSLn)

Regist	Register ADSL		ADSLn		nnel Sequence L	Address(Unit 0)	0xF002
regise			•	Register		Address(Unit 1)	0xF082
Bit	Bit N	ame	R/W	Initial	Description		Note
7	CHSI	EQ7	R/W	0	Channel 7 Sequence		
6	6 CHSEQ6 R/W		R/W	0	Channel 6 Sequence		
5	CHSEQ5 R/W		R/W	0	Channel 5 Sequence		
4	CHSI	E Q 4	R/W	0	Channel 4 Sequence		
3	CHSI	EQ3	R/W	0	Channel 3 Sequence		
2	CHSI	EQ2	R/W	0	Channel 2 Sequence		
1	CHSI	EQ1	R/W	0	Channel 1 Sequence		
0	CHSI	EQ0	R/W	0	Channel 0 Sequence		

ADSLn register must be written when ADENn.EN=0.

21.2.4 ADC Channel Sequence H Register (ADSHn)

Pagist	Register ADSHi			ADC Cha	C Channel Sequence H Address(Unit 0)		0xF003	
Regist			I	Register		Address(Unit 1)	0xF083	
Bit	Bit N	ame	R/W	Initial	Description	Description		
7	reserv	ved	R	0	Read value is 0. Write on	Read value is 0. Write only 0.		
6	reserved R		R	0	Read value is 0. Write only 0.			
5	reserved R		R	0	Read value is 0. Write only 0.			
4	reserv	ved	R	0	Read value is 0. Write on	ly 0.		
3	CHSI	EQ11	R/W	0	Channel 11 Sequence			
2	CHSI	EQ10	R/W	0	Channel 10 Sequence	Channel 10 Sequence		
1	CHSI	EQ9	R/W	0	Channel 9 Sequence			
0	CHSI	EQ8	R/W	0	Channel 8 Sequence			

ADSHn register must be written when ADENn.EN=0.

Note: Channel Sequence is configured as follows.

ADSHn	ADSLn	Conversion Sequence
0b00000000	0b00000001	CH0→CH0→CH0→CH0→
0b00000000	0b00001000	CH3→CH3→CH3→CH3→
0ь00000000	0b00000011	CH0→CH1→CH0→CH1→
0b00000000	0b00111100	CH2→CH3→CH4→CH5→CH2→CH3→CH4→CH5→
0b00000000	0b11111111	CH0→CH1→CH2→CH3→CH4→CH5→CH6→CH7→
0b00000010	0b10001000	CH3→CH7→CH9→CH3→CH7→CH9→

There are 2 sample/hold circuits in each input stage. Dual input signals are sampled simultaneously according to following manner at younger channel is sampled. Each A-to-D conversion is processed after the sampling according to the previous table.

ADC0	ADC0 and ADC1 (10bit ADC)								
ADSL	n[ch]			Simultaneous Sampling	Dual S/Hs stores dual signal levels				
ch=0	ch=1	ch=4	ch=5	in Dual S/Hs	when following channel is sampled.				
0	0	0	0	Not available	None				
0	0	0	1	Not available	None				
0	0	1	0	Not available	None				
0	0	1	1	Not available	None				
0	1	0	0	Not available	None				
0	1	0	1	Not available	None				
0	1	1	0	Not available	None				
0	1	1	1	Not available	None				
1	0	0	0	Not available	None				
1	0	0	1	ch0 and ch5	ch0				
1	0	1	0	ch0 and ch4	ch0				
1	0	1	1	ch0 and ch4	ch0				
1	1	0	0	ch0 and ch1	ch0				
1	1	0	1	ch0 and ch1	ch0				
1	1	1	0	ch0 and ch1	ch0				
1	1	1	1	ch0 and ch1	ch0				

21.2.5 ADC Event Source L Register (ADEVTLn)

Dogist	Register		ГГр	ADC Trigger Source L		Address(Unit 0)	0xF004
Regist	.ei	ADEV'	I LII	Register		Address(Unit 1)	0xF084
Bit	Bit N	ame	R/W	Initial	Description		Note
7	EVT	CH7	R/W	0	Choose ADC Output Event 0: The channel finish is not included in output event.		
6	EVTCH6 R/W		0		included in output event.		
5	EVTCH5 R/W		0				
4	EVT	CH4	R/W	0			
3	EVT	СН3	R/W	0			
2	EVT	CH2	R/W	0			
1	EVT	CH1	R/W	0			
0	EVT	CH0	R/W	0			

ADEVTLn register must be written when ADENn.EN=0.

21.2.6 ADC Event Source H Register (ADEVTHn)

Dogist	Register ADEV		TII.	ADC Trig	gger Source H	Address(Unit 0)	0xF005
Regist			1 [1]]]	Register		Address(Unit 1)	0xF085
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write on	Read value is 0. Write only 0.	
6	reserved R		R	0	Read value is 0. Write only 0.		
5	reserved R		R	0	Read value is 0. Write only 0.		
4	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
3	EVT	CH11	R/W	0	Choose ADC Output Event		
2	EVTCH10 R/W 0		0	0: The channel finish is not included in output event.1: The channel finish is included in output event.			
1	EVT	CH9	R/W	0			
0	EVT	CH8	R/W	0			

ADEVTHn register must be written when ADENn.EN=0.

21.2.7 ADC Sample/Hold Time Register (ADNSMPn)

Regis	Register ADNSM		⁄IPn	ADC San Register	nple/Hold Time	Address(Unit 0) Address(Unit 1)	0xF006 0xF086
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserved R		R	0	Read value is 0. Write on	ly 0.	
6	reserved		R	0	Read value is 0. Write on	ly 0.	
5	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
4	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
3	ADNSMP[3] R		R/W	0	Sample/Hold state		
2	ADNSMP[2] R/W		R/W	1	0000: 0 state(don't set) 0001: 1 state(don't set)		
1	ADN	SMP[1]	R/W	0	0010: 2 state 0011: 3 state		
0	ADN			0	0101: 3 state 0100: 4 state 0101: 5 state 0110: 6 state 0111: 7 state 1000: 8 state 1001: 9 state 1010: 10 state 1011: 11 state 1100: 12 state 1101: 13 state 1110: 14 state 1111: 15 state		

ADNSMPn register must be written when ADENn.EN=0.

21.2.8 ADC Enable Register (ADENn)

Dania	Register ADE		_	ADCE	Lla Danistan	Address(Unit 0)	0xF007
Regis	aer	ADENI	П	ADC Ella	ble Register	Address(Unit 1)	0xF087
Bit	Bit N	ame	R/W	Initial	Description	Note	
7	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
6	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
5	reserved R		R	0	Read value is 0. Write only 0.		
4	reserved R		0	Read value is 0. Write only 0.			
3	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
2	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
1	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
0	EN	R/W 0 ADC Enable 0: ADC Disabled 1: ADC Enabled Activate the ADC. Do not change to 0 during A/D conversion is running.					

21.2.9 ADC Access Counter Clear Register (ADACCLRn)

Regist	ter	ADAC	CLRn	ADC Access Counter Clear Register		Address(Unit 0)	0xF008	
						Address(Unit 1)	0xF088	
Bit	Bit N	ame	R/W	Initial	Description		Note	
7	DRC.		R/W	0	Counter 0: No effect 1: Register CPU Access counter clear Read: No Request Write 0: No effect Write 1: Clear Register CPU Access counter. (Clear CPU SFR access counter.)			
6	CLRA DRD	ADCC AC	R/W	0	Counter 0: No effect 1: Register DSAC Access Read: No Request Write 0: No effect	Clear ADC Conversion Data Register DSAC Access Counter 0: No effect 1: Register DSAC Access counter clear Read: No Request Write 0: No effect Write 1: Clear Register DSAC Access counter.		
5	reserv	ved	R	0	Read value is 0. Write on	ly 0.		
4	reserv	ved	R	0	Read value is 0. Write on	ly 0.	·	
3	reserv	ved	R	0	Read value is 0. Write on	ly 0.		
2	reserv	ved	R	0	Read value is 0. Write on			
1	reserv	ved	R	0	Read value is 0. Write on			
0	reserv	ved	R	0	Read value is 0. Write on	ly 0.		

21.2.10 ADC Ch0 Update Threshold L Register (ADUPTHL0n)

Register ADUPT		ADHDT	'UI On	ADC Ch	0 Update Threshold L	Address(Unit 0)	0xF009
		HLUII	Register		Address(Unit 1)	0xF089	
Bit	Bit Name R/W Initial Description		Note				
7	UPTH7 R/W		R/W	0	Unsigned CH0 update thr	eshold value	
6	UPTH6 R/W		0				
5	UPTH5 R/W		R/W	0			
4	UPTI	H4	R/W	0			
3	UPTI	Н3	R/W	0			
2	UPTI	H2	R/W	0			
1	UPTI	H1	R/W	0			
0	UPTH0 R/W		R/W	0			

ADUPTHL0n register must be written when ADENn.EN=0.

21.2.11 ADC Ch0 Update Threshold H Register (ADUPTHH0n)

Dogiat	Register ADUPT		TIIIO	ADC Ch	0 Update Threshold H	Address(Unit 0)	0xF00A
Regist			ппоп	Register		Address(Unit 1)	0xF08A
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
6	6 reserved R		R	0	Read value is 0. Write only 0.		
5	reserved R		R	0	Read value is 0. Write only 0.		
4	reserv	ved	R	0	Read value is 0. Write only 0.		
3	reserv	ved	R	0	Read value is 0. Write only 0.		
2	reserved R		0	Read value is 0. Write only 0.			
1	UPTH9 R/W 0		0	Walter I CHO and the death of a			
0	UPTI	H8	R/W	0	Unsigned CH0 update threshold value		

ADUPTHH0n register must be written when ADENn.EN=0.

21.2.12 ADC Ch0 Non-update Count Register (ADNUPCNTn)

Pagig	Register ADNUF		OCNT _n	ADC Ch0 Non-update Count	Address(Unit 0)	0xF00B	
Regis			CNIII	Register		Address(Unit 1)	0xF08B
Bit	Bit N	ame	R/W	Initial	Description		Note
7	NUP	CNT7	R/W	0	Ch0 Non-update counts		
6	NUP	CNT6	R/W	0	The number of times ADLH0n register is not updated. This register can be cleared by writing 0x00.		
5	NUP	NUPCNT5 R/W 0					
4	NUP	CNT4	R/W	0			
3	NUP	CNT3	R/W	0			
2	NUP	CNT2	R/W	0			
1	NUP	CNT1	R/W	0			
0	NUP	CNT0	R/W	0			

21.2.13 ADC Extend Event Select Register (ADEEVSn)

Regist	Register		√Sn	ADC	Extend Event Select	Address(Unit 0)	0xF00C
Regist	CI	ADLL	V SII	Register		Address(Unit 1)	0xF08C
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
6	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
5	reserv	ved	R	0	Read value is 0. Write on	ly 0.	
4	ADT	RG4	R/W	0	ADC Trigger Source	PG (1)	
3	ADT	RG3	R/W	0		O: GPIO4 Event for ADC (neg edge) 1: GPIO4 Event for ADC (pos edge)	
2	ADT	RG2	R/W	0	00010: GPIO4 Event for ADC (both edge)		
1	ADTRG1		R/W	0	00011: GPIO5 Event for ADC (neg edge) 00100: GPIO5 Event for ADC (pos edge)		
0	ADTRG0		R/W	0	00101: GPIO5 Event for AI 00110: reserved 00111: reserved 01000: reserved 01001: reserved 01010: reserved 01011: TIMER2-CMA (p 01100: TIMER2-CMB (p 01101: TIMER3-CMB (p 01110: TIMER3-CMB (p 01111: reserved 10000: reserved 10001: reserved 10010: reserved 00thers are reserved. Do n	oulse) oulse) oulse) oulse)	

ADC register must be written when ADEN.EN=0.

21.2.14 ADC ChX Offset Data L Register, X=0-9,A,B (ADOLXn)

Dogistan		ADOL 0		ADC Ch(Offset Data I. Bagistan	Address(Unit 0)	0xF010
Regist	er	ADOL0	n	ADC CII	Offset Data L Register	Address(Unit 1)	0xF090
Pagistar AD		ADOL 1	n	ADC Chi	1 Offset Data I. Bagistar	Address(Unit 0)	0xF012
Regist	Register ADOL1		11	ADC CIII	1 Offset Data L Register	Address(Unit 1)	0xF092
Regist	or	ADOL2	n	ADC Ch	2 Offset Data L Register	Address(Unit 0)	0xF014
Regist	CI	ADOL2	11	ADC CIIZ	Address(Unit		0xF094
Regist	or	ADOL3	n	ADC Ch3	3 Offset Data L Register	Address(Unit 0)	0xF016
Regist	CI	ADOLS		ADC CII.	Offset Data L Register	Address(Unit 1)	0xF096
Regist	er	ADOL4	n	ADC Ch/	4 Offset Data L Register	Address(Unit 0)	0xF018
Regist	CI	ADOLA	11	ADC CII-	+ Offset Data E Register	Address(Unit 1)	0xF098
Regist	er	ADOL5	n	ADC Ch	5 Offset Data L Register	Address(Unit 0)	0xF01A
Regist	CI	ADOLS		ADC CIR	Offset Data E Register	Address(Unit 1)	0xF09A
Regist	er	ADOL6	n	ADC Ch6 Offset Data L Register		Address(Unit 0)	0xF01C
Regist	CI	ADOLO		ADC CIR	o Offset Data E Register	Address(Unit 1)	0xF09C
Regist	er	ADOL7	n	ADC Ch	7 Offset Data L Register	Address(Unit 0)	0xF01E
Regist	CI	ADOL		ADC CII/ Offset Data L Register		Address(Unit 1)	0xF09E
Regist	er	ADOL8	n	ADC Ch	8 Offset Data L Register	Address(Unit 0)	0xF020
Regist	CI	ADOLO		ADC CIR	o onset Data E Register	Address(Unit 1)	0xF0A0
Regist	er	ADOL9n		ADC Ch9 Offset Data L Register		Address(Unit 0)	0xF022
Regist	CI	ADOL	11	Tibe en onset bata il Register		Address(Unit 1)	0xF0A2
Regist	er	ΔΡΩΙ Δ	ADOLAn		10 Offset Data L Register	Address(Unit 0)	0xF024
Regist	CI	ADOLI	M	ADC CIII	To Offset Data E Register	Address(Unit 1)	0xF0A4
Regist	er	ADOLBn		ADC Ch11 Offset Data L Register		Address(Unit 0)	0xF026
Regist	CI	ADOLD	.11	ADC CIII	Tr Offset Data E Register	Address(Unit 1)	0xF0A6
Bit	Bit N	ame	R/W	Initial	Description		Note
7	ADOI 7	FFSET	R/W	0	Signed 10bit ADC Offset bit 7 – bit 0 are stored.	Data L	
6	ADOFFSET 6		R/W	0	on / on o are stored.		
5	ADOFFSET 5		R/W	0	1		
4	ADOFFSET 4		R/W	0	†		
3	ADOFFSET		R/W	0	1		
2	ADOFFSET		R/W	0	1		
1		FFSET	R/W	0	1		
0		FFSET	R/W	0	1		
	0		<u> </u>	1	DENIENI O		<u> </u>

ADOL0-11 register must be written when ADEN.EN=0.

21.2.15 ADC ChX Offset Data H Register, X=0-9,A,B (ADOHXn)

To the second				1 D G G1 G	0.000 N.	Address(Unit 0)	0xF011
Regist	er	ADOH0i	n	ADC Ch(Offset Data H Register	Address(Unit 1)	0xF091
Pagistar		ADOH1n		ADC Chi Officia Data II Designar		Address(Unit 0)	0xF013
Regist	Register		n	ADC Cni	Offset Data H Register	Address(Unit 1)	0xF093
Pogist	or.	ADOH2		ADC Cha	2 Offset Data H Register	Address(Unit 0)	0xF015
Regist	ei	ADORZI	11	ADC CII2	Offset Data H Register	Address(Unit 1)	0xF095
Regist	or	ADOH31	2	ADC Ch3	3 Offset Data H Register	Address(Unit 0)	0xF017
Regist	CI	ADOIISI	11	ADC CII.	Offset Data II Register	Address(Unit 1)	0xF097
Regist	er	ADOH41	n		Offset Data H Register	Address(Unit 0)	0xF019
Regist	CI	ADOII4	11	ADC CII-	onset Data II Register	Address(Unit 1)	0xF099
Regist	er	ADOH5	n		Offset Data H Register	Address(Unit 0)	0xF01B
Regist	CI	ADOIISI	II.	ADC CII.	Offset Data II Register	Address(Unit 1)	0xF09B
Regist	er	ADOH6	n		6 Offset Data H Register	Address(Unit 0)	0xF01D
Regist	CI	ADOITO	II.	ADC CIIC	Offset Data II Register	Address(Unit 1)	0xF09D
Regist	er	ADOH7n		ADC Ch7 Offset Data H Register		Address(Unit 0)	0xF01F
Regist	CI	ADOIT	11	ADC CII7	Offset Data II Register	Address(Unit 1)	0xF09F
Regist	er	ADOH8n		ADC Ch8 Offset Data H Register		Address(Unit 0)	0xF021
Regist	CI	ADOITO	II.	ADC CIIC	o Offset Data II Register	Address(Unit 1)	0xF0A1
Regist	er	ADOH9n			Offset Data H Register	Address(Unit 0)	0xF023
Regist	Ci	110011711		ADC CIT	Offset Data II Register	Address(Unit 1)	0xF0A3
Regist	er	ADOHAn		ADC Ch1	0 Offset Data H Register	Address(Unit 0)	0xF025
Regist	Ci	71DOIII				Address(Unit 1)	0xF0A5
Regist	er	ADOHBn		ADC Ch11 Offset Data H Register		Address(Unit 0)	0xF027
Regist	CI	ADURDII		ADC CITT Offset Data H Register		Address(Unit 1)	0xF0A7
Bit	Bit N		R/W	Initial	Description		Note
7	ADOI	FFSET1	R	0	Signed extended bit ADOFFSET10 can be rea	nd.	
6	ADOFFSET1		R	0			
5	ADOFFSET1		R	0			
4	ADOFFSET1		R	0	-		
3	ADOFFSET1		R	0	-		
2	ADOFFSET1		R/W	0	Signed 11bit ADC Offset bit 10 – bit 8 are stored.	Data H	
1	_	FFSET9	R/W	0	on 10 – on 6 are stored.		
0			R/W	0			
Ŭ	ADOFFSET8		14 11		1		

ADOH0-11 register must be written when ADEN.EN=0

21.2.16 ADC ChX Data L Register, X=0-9,A,B (ADLXn)

						Address(Unit 0)	0x99
Regist	er	ADL0n		ADC Ch) Data L Register	Address(Unit 1)	0x9A
						Address(Unit 0)	0xA1
Register		ADL1n	Į.	ADC Chi	Data L Register	Address(Unit 1)	0xA2
						Address(Unit 0)	0xA9
Regist	er	ADL2n	l	ADC Ch2	2 Data L Register	Address(Unit 1)	0xAA
						Address(Unit 0)	0xB1
Regist	er	ADL3n	Į.	ADC Ch3	B Data L Register	Address(Unit 1)	0xB2
						Address(Unit 0)	0xB9
Regist	er	ADL4n	Į.	ADC Ch	1 Data L Register	Address(Unit 1)	0xBA
						Address(Unit 0)	0xC1
Regist	er	ADL5n		ADC Ch5 Data L Register		Address(Unit 1)	0xC2
						Address(Unit 0)	0xC9
Regist	er	ADL6n	l	ADC Che	5 Data L Register	Address(Unit 1)	0xCA
D		ADL7n		ADC Ch7 Data L Register		Address(Unit 0)	0xD1
Regist	er					Address(Unit 1)	0xD2
ъ		ADI 0		ADC Ch8 Data L Register		Address(Unit 0)	0xD9
Regist	er	ADL8n				Address(Unit 1)	0xDA
ъ		ADLO		ADC Ch9 Data L Register		Address(Unit 0)	0xE1
Regist	er	ADL9n		ADC Chy	9 Data L Register	Address(Unit 1)	0xE2
Desire		ADLAn		ADC Ch10 Data L Register		Address(Unit 0)	0xE9
Regist	er					Address(Unit 1)	0xEA
Desire		1D1D		ADC Ch11 Data L Register		Address(Unit 0)	0x89
Regist	er	ADLBn				Address(Unit 1)	0x8A
Bit	Bit N	ame	R/W	Initial	Description		Note
7	ADD	ATA7	R	0	Signed 16bit ADC Conversity 5 bit 7 – bit 0 are stored.	ersion Data L	
6	ADD	ATA6	R	0			
5	ADD	ATA5	R	0	This value is already specified by ADOH/Ln li		
4	ADDATA4		R	0	"Raw ADC Value + ADOx"		
3	ADDATA3		R	0	(16bit operation)		
2	ADD	ATA2	R	0			
1	ADD	ATA1	R	0			
0	ADD	ATA0	R	0			

21.2.17 ADC ChX Data H Register, X=0-9, A,B (ADHXn)

Register		ADH0n		ADC Ch() Data H Register	Address(Unit 0)	0x99
Regist	CI	ADTION		ADC CIR	Data II Register	Address(Unit 1)	0x9A
Register		ADH1n		ADC Ch1 Data H Register		Address(Unit 0)	0xA1
Regist	CI	ADIIII		ADC CIII	Data II Register	Address(Unit 1)	0xA2
Regist	er	ADH2n		ADC Ch	2 Data H Register	Address(Unit 0)	0xA9
Regist	CI	ADIIZII		ADC CIIZ	Data II Register	Address(Unit 1)	0xAA
Regist	er	ADH3n		ADC Ch3	3 Data H Register	Address(Unit 0)	0xB1
Regist	CI	7111311		ADC CII.	Data II Register	Address(Unit 1)	0xB2
Regist	er	ADH4n		ADC Ch/	4 Data H Register	Address(Unit 0)	0xB9
Regist	CI	711111		ADC CII-	+ Data II Register	Address(Unit 1)	0xBA
Regist	er	ADH5n		ADC Ch	5 Data H Register	Address(Unit 0)	0xC1
Regist	CI	ADH5n		ADC CII.	Data II Register	Address(Unit 1)	0xC2
Regist	er	ADH6n		ADC Ch6 Data H Register		Address(Unit 0)	0xC9
Regist	CI	ADITOI		ADC CIR	Data II Register	Address(Unit 1)	0xCA
Regist	er	ADH7n		ADC Ch7 Data H Register		Address(Unit 0)	0xD1
Regist	CI					Address(Unit 1)	0xD2
Regist	er	ADH8n		ADC Ch8 Data H Register		Address(Unit 0)	0xD9
Regist	CI	ADITOII				Address(Unit 1)	0xDA
Regist	er	ADH9n		ADC Ch	Data H Register	Address(Unit 0)	0xE1
Regist	CI	ТИРПУП		ADC CII.	Data II Register	Address(Unit 1)	0xE2
Regist	er	ADHAn		ADC Ch10 Data H Register		Address(Unit 0)	0xE9
Regist	CI					Address(Unit 1)	0xEA
Regist	or	ADHBn		ADC Chi	11 Data H Register	Address(Unit 0)	0x89
Regist	CI	ADHBn		ADC CII	Ti Data II Register	Address(Unit 1)	0x8A
Bit	Bit N	ame	R/W	Initial	Description		Note
7	ADD	ATA15	R	0	Signed 16bit ADC Conversion Data H bit 15 – bit 8 are stored.		
6	ADD	ATA14	R	0			
5	ADD	ATA13	R	0	This value has already specified by ADOH/Ln li		
4	ADDATA12		R	0	"Raw ADC Value + ADOx"		
3	ADDATA11		R	0	(12bit operation)		
2	ADDATA10		R	0			
1	ADD	ATA9	R	0			
0	ADD	ATA8	R	0			

21.2.18 ADC Trigger Register (ADT)

Register		ADT		ADC CF	DC CPU Trigger Address		0xF1
Bit	Bit Name		R/W	Initial	Description		Note
7:3	reserv	ved	R	0	Read value is 0. Write only 0.		
2	ADCTRG2		W	0	ADC2 Trigger / Busy Read 0: ADC2 not busy (no conve Read 1: ADC2 is busy (in convers: Write 0: No effect Write 1: ADC2 Start by CPU	O: ADC2 not busy (no conversion) O: ADC2 is busy (in conversion) O: No effect	
1	ADCTRG1		W	0	ADC 1Trigger / Busy Read 0: ADC1 not busy (no conve Read 1: ADC1 is busy (in convers: Write 0: No effect Write 1: ADC1 Start by CPU		
0	ADCTRG0 W		W	0	ADC0 Trigger / Busy Read 0: ADC0 not busy (no conve Read 1: ADC0 is busy (in conversi Write 0: No effect Write 1: ADC0 Start by CPU		

Note: ADCTRGn are set by not only CPU but also other trigger sources.

21.2.19 ADC Interrupt Register (ADI)

Register		ADI		ADC Inte	errupt Register	Address	0xF2
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	ADII	Ξ2	R/W	0	ADC2 Interrupt Enable		
					0: Disable		
					1: Enable		
5	ADII	E1	R/W	0	ADC1 Interrupt Enable		
					0: Disable 1: Enable		
4	ADII	50	R/W	0	ADC0 Interrupt Enable		
-	וועה	20	IX/ VV		0: Disable		
					1: Enable		
3	reser	ved	R	0	Read value is 0. Write only 0.	0. Write only 0.	
2	ADII	F2	R/C	0	ADC2 Interrupt Flag	rrupt Flag	
					(before mask; independent ADIEn)	
					Read 0: No Request		
					Read 1: Interrupt Event Occurred		
					Write 0: No effect		
1	ADII	71	R/C	0	Write 1: To clear corresponding bi	Į .	
1	ADII	11	R/C	U	ADC1 Interrupt Flag (before mask; independent ADIEn	`	
					Read 0: No Request	,	
					Read 1: Interrupt Event Occurred		
					Write 0: No effect		
					Write 1: To clear corresponding bi	t	
0	ADIF0 R/C		0	ADC0 Interrupt Flag			
					(before mask; independent ADIEn)	
					Read 0: No Request		
					Read 1: Interrupt Event Occurred		
					Write 0: No effect Write 1: To clear corresponding bi	4	
Notes					write 1: 10 clear corresponding bi	l	

Note:

If ADMODE=0, interrupt will be issued when all burst conversions are finished.

If ADMODE=1, interrupt will be issued every time when each conversion is finished.

21.3 Operation

21.3.1 Basic operation

ADC is activated by ADENn.EN bit is set to 1'b1. The AD conversion starts when ADC is active and conversion trigger from one of the peripherals is received. The AD Conversion trigger can be selected from CPU, external GPIO events, analog comparator events, PWM events or Timer events by ADCn.ADTRG[4:0] bits and ADEEVSn register. The CPU trigger can be occurred by ADT.ADCTRGn bit that is mapped in SFR address space.

AD Conversion time can be selected from slow (half speed) or fast (full speed) by ADCn.ADTIME bit. Table 21-2 shows Basic conversion sequence in the fast clock mode. A/D conversion of a channel spends 16 cycles of ADCLK.




Figure 21-2 Basic conversion sequence

ADC has twelve analog channels at most. The conversion of each channel can be enabled by ADSL/Hn register. The conversion starts from the youngest enabled number channel.

21.3.2 Conversion Mode

AD Conversion Mode is selected from "Burst until Sequence End" or "Step and Round Sequence" by ADCn.ADMODE bit. The sequence means the order of input channels to be converted.

Besides interrupts, each ADC unit generates 4 trigger pulses at conversion finish of specified channel (selected from only 0 to7; multiple selection is OK) as shown in .

21.3.2.1. "Burst until Sequence End" mode

In the mode "Burst until Sequence End", one trigger can initiate contiguous burst conversions according to configured sequence.

- (1) When the start trigger that is selected by ADCn.ADTRG[4:0] bit and ADEEVS register is detected, A/D conversion starts in younger channel order which is selected by ADSL/H register.
- (2) When A/D conversion of a channel finished, the converted data is written to corresponding data register (ADL/HXn).
- (3) If there are un-converted channel, A/D conversion of the next younger channel starts just after finishing the previous A/D conversion. After that, go back to (2).
- (4) A/D conversion of all channels is finished, ADI.ADIF bit is set to 1'b1. If ADI.ADIE=1, ADI interrupt is issued to CPU.




Figure 21-3 Burst until Sequence End mode.

21.3.2.2. "Step and Round Sequence" Mode

In the mode "Step and Round Sequence", the conversion sequence follows configured one but each conversion requires something conversion trigger to start.

- (1) When the start trigger that is selected by ADCn.ADTRG[4:0] bit and ADEEVS register is detected, A/D conversion starts in younger channel order which is selected by ADSL/Hn register.
- (2) When A/D conversion of a channel finished, the converted data is written to corresponding data register (ADL/HXn).
- (3) ADCn.ADIF is set to 1'b1 if the corresponding ADEVTL/Hn register bit is set to 1'b1. If ADI.ADIE=1, ADI interrupt is issued to CPU.
- (4) The next start trigger is detected, the next younger channel of A/D conversion which is selected by ADSL/Hn register.





Figure 21-4 Step and Round Sequence mode

21.3.3 Dual Sample/Hold

ADC10 has two sample/hold circuits after the analog input switch. One is for only channel 0, another is for other channels. If ADSMn.ADSHMODE is set to 1'b1 and two or more than two channels are enabled by ADSL/Hn register, the ch0 and other younger channel of Sample/Hold is executed simultaneously. This operation can be used in both conversion modes.

In Step and Round sequence mode, the ch0 and the following dual sampled/held channel is converted sequentially only with one time trigger. ADI interrupt is asserted when the second channel conversion is finished, not asserted when the CH0 conversion is finished.



*1: Idle cycle is inserted instead of S/H cycle.

Figure 21-5 Dual Sample/Hold operation in Burst until Sequence End mode.




Figure 21-6 Dual Sample/Hold operation in Step and Round Sequence mode.

21.3.4 Conversion start trigger

A/D conversion starts when detecting selected A/D conversion trigger. A/D conversion start trigger can be selected by ADCn.ADTRG[4:0]. Only one conversion trigger during A/D conversion is hold, and issues after the current conversion is finished, then the next conversion will be start. The conversion trigger is not accepted when ADENn=0 or all channels are not selected (ADSL/Hn=0x00).

21.3.5 Converted data offset adjustment

The offset adjustment can be done for converted data by ADOL/HXn register. The bit length of adjusted value is extended from 12bit to 16bit.

ADOL/HXn.ADATA_tmp[11:0] = RAW_ADC_Value{2'b00,[9:0]} + OFFSET{[10],[10:0]}

 $ADOL/HXn.ADATA[15:0] = RAW_ADC_Value_tmp{[11],[11],[11],[11],[11:0]}$

ADOL/HXn.ADATA[15:0]: ADL/HXn register bit, n is unit number, X is unit-X's channel.

RAW_ADC_Value[9:0]: Conversion result value

OFFSET[10:0]: Signed, ADOL/HXn register bit, n is unit number, X is unit-X's channel.




Figure 21-7 Converted data

21.3.6 Interrupts

If ADI.ADIEn=1, CPU interrupt can be occurred when ADI.ADIFn=1(n=0 or 1).

21.3.7 ADC Event

ADC event can be issued when A/D conversion will be finished. The ADC event of each channel can be selected by ADEVTL/Hn register.

Figure 21-8 shows the ADC event when ch1 and 3 are enabled and others are disabled.




Figure 21-8 ADC event when ch1 and 3 are enabled.

21.3.8 Reading converted data

Note that the converted result data, mapped in SFR address space, pair of Low Side (LSB Side) register and High Side (MSB Side) register for 16bit value should be assigned on SAME address. In read access, 1st access gets Low Side data and 2nd access receives High Side data.

The LSB/MSB Side is selected by CPU/DSAC access counter. When CPU reads from ADL/H register, CPU counter is incremented. If ADACCLR.CLRADCCDRCAC bit is set to 1'b1, the CPU access counter is cleared. After that, the LSB Side can be read by CPU. When DSAC reads from ADL/H register, DSAC counter is incremented. If ADACCLR.CLRADCCDRDAC bit is set to 1'b1, the DSAC access counter is cleared. After that, the LSB Side can be read by DSAC.

In addition, DSAC can read 16bit data register(ADL/H) directly(not using buffer function) by one read transaction in word access mode.

21.3.9 Threshold for conversion data update

This function controls ADL/H0n register update. ADL/H0n is updated if the difference between the current conversion result value (the offset is not included) and the previous one (the offset is not included) is equal or less than the threshold (ADUPTHH/L0n). The threshold is enabled during ADCn.UPTH0EN=1. The update condition is as follows:

|{(current conversion result value) - (previous conversion result value)}| =<{(ADUPTHHOn, ADUPTHLOn)}.

The current/previous data comparison starts after ADCn.UPTH0EN=1. Therefore, the previous conversion result must be valid value for comparison. At first, the valid value should be gotten when ADCn.UPTH0EN is 0, then ADCn.UPTH0EN should be set to 1 to start the function.

ADNUPCNTn shows the number of non-update times. This register can be cleared by writing 0x00 to ADNUPCNTn

MD6602

register. To know ADL/H0n register is not updated, ADNUPCNTn is read when CH0 conversion ends interrupt sequence, and compares its value to the previous one. If the current value is increased from the previous value, the current conversion result is not written to ADL/H0n register.

21.3.10 Initialization sequence




Figure 21-9 Initialization sequence

21.3.11 Sample/Hold time adjustment

The Sample/Hold time can be selected from 1 to 16 state by ADNSMP register. shows the conversion timing of 12 Sample/Hold time setting(ADNSMP = 0x0B).

21.4 Limitation of ADC10

21.4.1 Disabling ADC

When disabling ADC, please keep following sequence.

- (1) Stop ADC trigger source.
- (2) Wait until ADT.ADCTRG becomes 1'b1.
- (3) Disable ADC (ADENn.EN=0).

21.4.2 Going to standby mode

Note that ADC must be disabled before going to Standby mode.

21.4.3 Clock frequency setting

Table 21-6 shows the combination of the clock frequency setting between CPUCLK and CLKADC_133. CPUCLK is divided by the Main Divider DIV1, and CLKADC_133 is divided by the DIV0. (Please refer to the related register in Sec.5 and follow the Table 21-6)

Table 21-6 Supported clock frequency setting for ADC10

	ADCn.ADTIME	1(CLKADC_133/2)			1	0(CLKADC_133/4)			
	CLKADC_133	1/1	1/2	1/4	1/8	1	1/2	1/4	1/8
	1/1	X	X	X	X	X	X	X	X
CDUCLV	1/2	X	X	X	X	X	Х	X	X
CPUCLK	1/4		X	X	X	X	Х	X	X
	1/8			X	X		X	X	Х

x: supported

21.4.4 Reading Internal Voltage Sources (AGND, DAC, TEMP) from ADC10

When ADC10 reads internal voltage sources, such as AGND, DAC and TEMP, which can be internally connected as ADC10 input, please follow the sequence shown below to get accurate conversion result, because each output impedance of AGND, DAC and TEMP is higher than expected one by ADC10, in other words, it takes longer than sampling period of the A/D converter to charge up internal sampling capacitor.

- (1) Repeat contiguous A/D conversion 6 times or more on target voltage source (AGND, DAC, or TEMP), and abandon each conversion result.
- (2) Right after above, convert target voltage source (AGND, DAC, or TEMP), so as to get accurate value. Please note that, during above operation, the ADC10 should convert only target voltage source channel not to corrupt sampled voltage in ADC10.

22. High Precision 12 bit SAR ADC

22.1 Overview

The LSI has Single High Precision 12 bit SAR (Successive Approximation Register) AD Converters (ADC2) with Speed Conversion Rate 1MSPS. The ADC has maximum 12 inputs and each input has corresponding result register. Each result can be applied specified Offset Value (Regarding the offset adjustment, please refer to the 22.3.4).

AD Conversion Mode is selected from "Burst until Sequence End" or "Step and Round Sequence". The sequence means the order of input channels to be converted. In the mode "Burst until Sequence End", one trigger can initiate contiguous burst conversions according to configured sequence. In the mode "Step and Round Sequence", the conversion sequence follows configured one but each conversion requires some conversion trigger to start.

AD Conversion time can be selected from slow (half speed) or fast (max speed).

AD Conversion trigger can be selected from external GPIO events, analog comparator events, PWM events or Timer events. Of course, each ADC can generate interrupt when selected conversion has done. Besides interrupts, All ADC channel can be became the event source at conversion finish of specified channel (selected the channel from the ADTRGL/H2; multiple selection is acceptable).




Figure 22-1 Block Diagram of High Precision 12 bit SAR ADC

Table 22-1 Input/Output Pins

Channel	Pin /Sig. Name	Description
0	ANEX0	Analog External 0
1	ANEX2	Analog External 2
2	ANEX4	Analog External 4
3	ANEX6	Analog External 6
4	ANEX16	Analog External 16 (OPAMP0,DAC0)
5	ANEX17	Analog External 17 (OPAMP1,DAC1)
6	ANEX11	Analog External 11
7	ANEX15	Analog External 15
8	DAC /AGND	DAC /Analog GND(1/2 AVCC)
9	AVSS	Analog VSS
10	ANEX18	Analog External 18 (OPAMP2,DAC2)
11	ANEX19	Analog External 19 (OPAMP3,DAC3)

DAC /AGND selection is determined by DACOUT.CALIB bit, please refer the 23.3.

Table 22-2 Feature of High Precision 12 bit SAR ADC

Item	Description	Note
Unit Counts	Single Unit	
Input Channels	12 Inputs/unit	
Resolution	12 bit	
Conversion Speed	1MSPS (M samples per second)	Sampling Time + Conversion Time = 1000ns
Conversion Mode	Burst Until Sequence End Step and Round Sequence	
Conversion Trigger	Selectable from internal events	
Interrupt and Event Outputs	Interrupt or Event Output can be generated when Conversion finished.	

22.2 Register Description

ADC12 has two kind of register group: XBUS register group and SFR group. Table 22-3 shows XDATA-Bus registers. Table 22-4 and Table 22-5 show SFRs.

Table 22-3 XDATA-Bus registers

Symbol	Name	Address	Initial value
ADC2	ADC Configuration Register	0xF100	0x00
ADSL2	ADC Channel Sequence L Register	0xF102	0x00
ADSH2	ADC Channel Sequence H Register	0xF103	0x00
ADEVTL2	ADC Trigger Source L Register	0xF104	0x00
ADEVTH2	ADC Trigger Source H Register	0xF105	0x00
ADNSMP2	ADC Sample/Hold Register	0xF106	0x14
ADEN2	ADC Enable Register	0xF107	0x00
ADACCLR2	ADC Access counter clear Register	0xF108	0x00
ADUPTHL02	ADC Ch0 Update Threshold L Register	0xF109	0x00
ADUPTHH02	ADC Ch0 Update Threshold H Register	0xF10A	0x00
ADNUPCNT2	ADC Ch0 Non-update Count Register	0xF10B	0x00
ADEEVS2	ADC Extend Event Select Register	0xF10C	0x00
ADOL02	ADC Ch0 Offset Data L Register	0xF110	0x00
ADOH02	ADC Ch0 Offset Data H Register	0xF111	0x00
ADOL12	ADC Ch1 Offset Data L Register	0xF112	0x00
ADOH12	ADC Ch1 Offset Data H Register	0xF113	0x00
ADOL22	ADC Ch2 Offset Data L Register	0xF114	0x00
ADOH22	ADC Ch2 Offset Data H Register	0xF115	0x00
ADOL32	ADC Ch3 Offset Data L Register	0xF116	0x00
ADOH32	ADC Ch3 Offset Data H Register	0xF117	0x00
ADOL42	ADC Ch4 Offset Data L Register	0xF118	0x00
ADOH42	ADC Ch4 Offset Data H Register	0xF119	0x00
ADOL52	ADC Ch5 Offset Data L Register	0xF11A	0x00
ADOH52	ADC Ch5 Offset Data H Register	0xF11B	0x00
ADOL62	ADC Ch6 Offset Data L Register	0xF11C	0x00
ADOH62	ADC Ch6 Offset Data H Register	0xF11D	0x00
ADOL72	ADC Ch7 Offset Data L Register	0xF11E	0x00
ADOH72	ADC Ch7 Offset Data H Register	0xF11F	0x00
ADOL82	ADC Ch8 Offset Data L Register	0xF120	0x00
ADOH82	ADC Ch8 Offset Data H Register	0xF121	0x00
ADOL92	ADC Ch9 Offset Data L Register	0xF122	0x00
ADOH92	ADC Ch9 Offset Data H Register	0xF123	0x00
ADOLA2	ADC Ch10 Offset Data L Register	0xF124	0x00

MD6602

Symbol	Name	Address	Initial value
ADOHA2	ADC Ch10 Offset Data H Register	0xF125	0x00
ADOLB2	ADC Ch10 Offset Data L Register	0xF126	0x00
ADOHB	ADC Ch11 Offset Data H Register	0xF127	0x00

Table 22-4 SFR (each unit)

Symbol	Name	Address	Initial value
ADL02	ADC Ch0 Data L	0x9B	0x00
ADH02	ADC Ch0 Data H	0x9B	0x00
ADL12	ADC Ch1 Data L	0xA3	0x00
ADH12	ADC Ch1 Data H	0xA3	0x00
ADL22	ADC Ch2 Data L	0xAB	0x00
ADH22	ADC Ch2 Data H	0xAB	0x00
ADL32	ADC Ch3 Data L	0xB3	0x00
ADH32	ADC Ch3 Data H	0xB3	0x00
ADL42	ADC Ch4 Data L	0xBB	0x00
ADH42	ADC Ch4 Data H	0xBB	0x00
ADL52	ADC Ch5 Data L	0xC3	0x00
ADH52	ADC Ch5 Data H	0xC3	0x00
ADL62	ADC Ch6 Data L	0xCB	0x00
ADH62	ADC Ch6 Data H	0xCB	0x00
ADL72	ADC Ch7 Data L	0xD3	0x00
ADH72	ADC Ch7 Data H	0xD3	0x00
ADL82	ADC Ch8 Data L	0xDB	0x00
ADH82	ADC Ch8 Data H	0xDB	0x00
ADL92	ADC Ch9 Data L	0xE3	0x00
ADH92	ADC Ch9 Data H	0xE3	0x00
ADLA2	ADC Ch10 Data L	0xEB	0x00
ADHA2	ADC Ch10 Data H	0xEB	0x00
ADLB2	ADC Ch11 Data L	0x8B	0x00
ADHB2	ADC Ch11 Data H	0x8B	0x00

Table 22-5 SFR (common)

Symbol	Name	Address	Initial value
ADT	Mix ADC CPU Trigger Register	0xF1	0x00
ADI	Mix ADC Interrupt Register	0xF2	0x00

22.2.1 ADC Configuration Register (ADC2)

Register ADC2			ADC Configuration Register		Address	0xF100	
Bit	Bit N	ame	R/W	Initial	Description		Note
7	UPTI	H0EN	R/W	0	CH0 update threshold enable 0: disable 1: enable		
6	ADM	ODE	R/W	0	ADC Conversion Mode 0: Burst until Sequence End (Output interrupt after last sequence) 1: Step and Round Sequence (Output interrupt at each step)		
5	ADT	IME	R/W	0	ADC Conversion Time 0: Slow (CLKADC2 / 2) 1: Fast (CLKADC2)		
4	ADT	RG4	R/W	0	ADC Trigger Source		
3	ADT	RG3	R/W	0	00000: CPU 00001: GPIO0 Event for ADC (neg ed	ge)	
2	ADT	RG2	R/W	0	00010: GPIO0 Event for ADC (pos ed	ge)	
1	ADT	RG1	R/W	0	00011: GPIO0 Event for ADC (both economic of the control of the co		
0	ADTRG3 R/W 0 ADTRG2 R/W 0		0	00101: GPIO1 Event for ADC (pos ed. 00110: GPIO1 Event for ADC (both ed. 00111: GPIO2 Event for ADC (neg ed. 01000: GPIO2 Event for ADC (pos ed. 01001: GPIO2 Event for ADC (both ed. 01010: GPIO3 Event for ADC (pos ed. 01011: GPIO3 Event for ADC (pos ed. 01100: GPIO3 Event for ADC (both ed. 01101: Comparator 0 (pulse) 01110: Comparator 1 (pulse) 01111: Comparator 2 (pulse) 10000: Comparator 3 (pulse) 10001: TIMERO-CM0 (pulse) 10011: TIMERO-CM1 (pulse) 10011: TIMER1-CM0 (pulse) 10101: PWM0-EVENT0 (pulse) 10111: PWM1-EVENT0 (pulse) 10111: PWM1-EVENT1 (pulse) 11001: PWM2-EVENT1 (pulse) 11001: PWM2-EVENT1 (pulse) 11011: PWM3-EVENT1 (pulse) 11011: PWM3-EVENT1 (pulse) 11011: PWM3-EVENT1 (pulse) 11011: PWM3-EVENT1 (pulse) 11101: PTI110: CPU			

UPTHOEN, ADMODE and ADTIME in ADC2 register should be written when ADEN2.EN=0. Setting ADEN2.EN=1 and waiting 1μs, then ADC Trigger Source should be written into ADTRG[4:0].

22.2.2 ADC Channel Sequence L Register (ADSL2)

Regist	Register ADSL2		ADC Channel Sequence L Register Address			0xF102	
Bit	Bit N	ame	R/W	Initial	Description		Note
7	CHSI	E Q 7	R/W	0	Channel 7 Sequence		
6	CHSEQ6 R/W 0 Channel 6 Sequence						
5	CHSEQ5 R/W 0 Channel 5 Sequence						
4	CHSI	E Q 4	R/W	0	Channel 4 Sequence		
3	CHSI	E Q 3	R/W	0	Channel 3 Sequence		
2	CHSI	EQ2	R/W	0	Channel 2 Sequence		
1	CHSI	EQ1	R/W	0	Channel 1 Sequence		
0	CHSI	EQ0	R/W	0	Channel 0 Sequence		

ADSL2 register must be written when ADEN2.EN=0.

22.2.3 ADC Channel Sequence H Register (ADSH2)

Regist	gister ADSH2		ADC Channel Sequence H Register Address			0xF103	
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserved R		R	0	Read value is 0. Write only 0.		
6	reserved R		R	0	Read value is 0. Write only 0.		
5	reserved R		R	0	Read value is 0. Write only 0.		
4	reserved R		R	0	Read value is 0. Write only 0.		
3	CHSEQ11 R/W 0 Channel 11 Sequence.						
2	CHSEQ10 R/W 0 Channel 10 Sequence.						
1	CHSI	E Q 9	R/W	0	Channel 9 Sequence		
0	CHSI	EQ8	R/W	0	Channel 8 Sequence		

ADSH2 register must be written when ADEN2.EN=0.

Note: Channel Sequence is configured as follows.

ADSH2	ADSL2	Conversion Sequence
0b00000000	0b00000001	CH0→CH0→CH0→CH0→
0b00000000	0b00001000	CH3→CH3→CH3→CH3→
0b00000000	0b00000011	CH0→CH1→CH0→CH1→
0b00000000	0b00111100	CH2→CH3→CH4→CH5→CH2→CH3→CH4→CH5→
0b00000000	0b11111111	CH0→CH1→CH2→CH3→CH4→CH5→CH6→CH7→
0b00000010	0b10001000	CH3→CH7→CH9→CH3→CH7→CH9→

22.2.4 ADC Event Source L Register (ADEVTL2)

Regist	Register ADEVTL2		ADC Event Source L Register Address		Address	0xF104		
Bit	Bit N	ame	R/W	Initial	Description	Description		
7	EVT	CH7	R/W	0	Choose ADC Output Trigger			
6	EVT	TCH6 R/W 0 0: The channel finish is not included in trigger.		ւ ու ծութու				
5	EVT	CH5	R/W	0	1: The channel finish is included in output trigger.			
4	EVT	CH4	R/W	0				
3	By Telle		R/W	0				
2			0					
1	EVT	CH1	R/W	0				
0	EVT	CH0	R/W	0				

ADEVTL2 register must be written when ADEN2.EN=0.

22.2.5 ADC Event Source H Register (ADEVTH2)

Regist	Register ADTRGH2		GH2	ADC Event Source H Register Address			0xF105
Bit	Bit N	ame	R/W	Initial	Initial Description		Note
7	reserved R 0 Read value is 0. Write only 0.						
6	reserved R 0 Read value is 0. Write only 0.						
5	reserved R 0 Read value is 0. Write only 0		Read value is 0. Write only 0.				
4	reserv	ved	R	0	Read value is 0. Write only 0.		
3	EVT	CH11	R/W	0	Choose ADC Output Trigger		
2	EVT	CH10	R/W	0	0: The channel finish is not included	l in output	
1	EVTCH9 R/W 0 trigger. 1: The channel finish is included in output						
0	EVT	EVTCH8 R/W 0 trigger.					

ADEVTH2 register must be written when ADEN2.EN=0.

22.2.6 ADC Sample/Hold Time Register (ADNSMP2)

Regi	Register ADNSMP2		1P2	ADC Sampl	e/Hold Time Register	Address	0xF106
Bit	Bit Na	me	R/W	Initial	Description		Note
7	ASNSMP2[7] R/W		R/W	0	Sample/Hold state		
6	ASNSMP2[6] R/W		R/W	0	0x00: 0 state(don't set) 0x01: 1 state(don't set)		
5	ASNSMP2[5] R/W		R/W	0	0x02: 2 state(don't set)		
4	ASNSI	MP2[4]	R/W	1	0x14:20 state (default)		
3	ASNSI	MP2[3]	R/W	0	~		
2	ASNSI	MP2[2]	R/W	1	0xFF: 255 state		
1	ASNSI	MP2[1]	R/W	0			
0	ASNSI	MP2[0]	R/W	0			

ADNSMP2 register must be written when ADEN2.EN=0.

22.2.7 ADC Enable Register (ADEN2)

Regist	Register		ADEN2		ADC Enable Register		0xF107
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write only 0.		
6	reserv	ved	R	0	Read value is 0. Write only 0.		
5	reserv	ved	R	0	Read value is 0. Write only 0.	rite only 0.	
4	reserv	ved	R	0	Read value is 0. Write only 0.). Write only 0.	
3	reserv	ved	R	0	Read value is 0. Write only 0.	s 0. Write only 0.	
2	reserv	ved	R	0	Read value is 0. Write only 0.		
1	reserv	ved	R	0	Read value is 0. Write only 0.		
0	EN		R/W	0	ADC Enable 0: ADC Disabled 1: ADC Enabled Activate the ADC.		

22.2.8 ADC Access Counter Clear Register (ADACCLR2)

Regist	er	ADAC	CLR2	ADC Acces	s Counter Clear Register	Address	0xF108
Bit	Bit N	ame	R/W	Initial	Description		Note
7	CLRADCCDR R/W CAC		R/W	0	Clear ADC Conversion Data Register CPU Access Counter 0: No effect 1: Register CPU Access counter clear Read: No Request Write 0: No effect Write 1: Clear Register CPU Access counter. (Clear CPU SFR access counter.)		
6	CLRADCCDR R/W DAC		R/W	0	Clear ADC Conversion Data Register DSAC Access Counter 0: No effect 1: Register DSAC Access counter clear Read: No Request Write 0: No effect Write 1: Clear Register DSAC Access counter. (Clear DSAC SFR access counter.)		
5	reserv	ved	R	0	Read value is 0. Write only 0.		
4	reserv	ved	R	0	Read value is 0. Write only 0.		
3	reserv	ved	R	0	Read value is 0. Write only 0.		
2	reserved R 0 Read value is 0. Write only 0.						
1	reserved R 0 Read value is 0. Write only 0.						
0	reserv	ved	R	0	Read value is 0. Write only 0.		

22.2.9 ADC Ch0 Update Threshold L Register (ADUPTHL02)

Register ADUP		ADUPT	HL02	ADC Ch0 U	pdate Threshold L Register	Address	0xF109
Bit	Bit N	Bit Name R/W		Initial	Description		Note
7	UPTI	H7	R/W	0	Unsigned CH0 update threshold value		
6	UPTI	H6	R/W	0			
5	UPTI	H5	R/W	0			
4	UPTI	H4	R/W	0			
3	UPTI	H3	R/W	0			
2	UPTI	H2	R/W	0			
1	UPTI	H1	R/W	0			
0	UPTI	H0	R/W	0			

ADUPTHL02 register must be written when ADEN2.EN=0.

22.2.10 ADC Ch0 Update Threshold H Register (ADUPTHH02)

Regist	Register ADUPT		HH02	ADC Ch0 Update Threshold H Register Address		Address	0xF10A
Bit	Bit Name R/W		R/W	Initial	Description		Note
7	reserved R		R	0	Read value is 0. Write only 0.		
6	reserved R		R	0	Read value is 0. Write only 0.		
5	reserved R		R	0	Read value is 0. Write only 0.		
4	reserv	ved	R	0	Read value is 0. Write only 0.		
3	UPTI	H11	R/W	0	Unsigned CH0 update threshold value		
2	UPTI	H10	R/W	0			
1	UPTH9 R/W		R/W	0			
0	UPTI	H8	R/W	0			

ADUPTHH02 register must be written when ADEN2.EN=0.

22.2.11 ADC Ch0 Non-update Count Register (ADNUPCNT2)

Regist	Register ADNUPCNT		CNT2	ADC Ch0 Non-update Count Register Address		Address	0xF10B
Bit	Bit N	ame	R/W	Initial	Description		Note
7			Ch0 Non-update counts	02 magistan			
6	NUPCNT6 R/W		R/W	0	The number of the times of ADL/H02 register being not updated.		
5	NUPCNT5 R/W		0	This register can be cleared by writing 0x00.			
4	NUP	CNT4	R/W	0			
3	NUP	CNT3	R/W	0			
2	NUP	CNT2	R/W	0			
1	NUP	CNT1	R/W	0			
0	NUP	CNT0	R/W	0			

22.2.12 ADC Extend Event Select Register (ADEEVS2)

Regis	Register ADEEV		S2	ADC Extend Event Select Register Address		Address	0xF10C
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write only 0.		
6	reserv	ved	R	0	Read value is 0. Write only 0.		
5	reserved		R	0	Read value is 0. Write only 0.		
4	ADTRG4		R/W	0	ADC Trigger Source		
3	ADTRG3		R/W	0	00000: GPIO4 Event for ADC (neg edg 00001: GPIO4 Event for ADC (pos edg		
2	ADTRG2 R/W 0 00010: GPIO4 Event for ADC (both edge)						
1	ADT	RG1	R/W	0	00011: GPIO5 Event for ADC (neg edge) 00100: GPIO5 Event for ADC (pos edge)		
0	ADT	RG0	R/W	0	00101: GPIO5 Event for ADC (both ed 00110: reserved 00111: reserved 01000: reserved 01001: Comparator 4 (pulse) 01010: Comparator 5 (pulse) 01011: TIMER2-CMA (pulse) 01100: TIMER2-CMB (pulse) 01101: TIMER3-CMB (pulse) 01111: reserved 10000: reserved 10001: reserved 10010: reserved Others are reserved. Do not set.	D: GPIO5 Event for ADC (pos edge) 1: GPIO5 Event for ADC (both edge) D: reserved 1: reserved D: reserved 1: Comparator 4 (pulse) D: Comparator 5 (pulse) 1: TIMER2-CMA (pulse) D: TIMER3-CMA (pulse) D: TIMER3-CMA (pulse) D: TIMER3-CMB (pulse) 1: reserved D: reserved D: reserved D: reserved	

ADEEVS2 register must be written when ADEN2.EN=0.

22.2.13 ADC ChX Offset Data L Register ,X=0-9,A,B (ADOLX2)

Regist	er	ADOL02	2	ADC ChO	Offset Data L Register	Address	0xF110
Regist	er	ADOL12		ADC Ch1 Offset Data L Register		Address	0xF112
Regist	er	ADOL22		ADC Ch2	2 Offset Data L Register	Address	0xF114
Regist	er	ADOL32	2	ADC Ch3	3 Offset Data L Register	Address	0xF116
Regist	er	ADOL42	2	ADC Ch4	Offset Data L Register	Address	0xF118
Regist	er	ADOL52	2	ADC Ch5	Offset Data L Register	Address	0xF11A
Regist	er	ADOL62	2	ADC Che	6 Offset Data L Register	Address	0xF11C
Regist	er	ADOL72	2	ADC Ch7	Offset Data L Register	Address	0xF11E
Regist	er	ADOL82	2	ADC Ch8	3 Offset Data L Register	Address	0xF120
Regist	er	ADOL92	2	ADC Ch9 Offset Data L Register Ad			0xF122
Regist	er	ADOLA	2	ADC Ch1	0 Offset Data L Register	Address	0xF124
Regist	er	ADOLB	2	ADC Ch1	1 Offset Data L Register	Address	0xF126
Bit	Bit N	ame	R/W	Initial	Description		Note
7	ADOI	FFSET7	R/W	0	Signed 13 bit ADC Offset Data L bit 7 – bit 0 are stored.		
6	ADOI	FFSET6	R/W	0	bit / – bit 0 are stored.		
5	ADOI	FFSET5	R/W	0			
4	ADOI	FFSET4	R/W	0			
3	ADOI	FFSET3	R/W	0			
2	ADOFFSET2		R/W	0			
1	ADOI	FFSET1	R/W	0			
0	ADOI	FFSET0	R/W	0			

ADOL02-B2 register must be written when ADEN2.EN=0.

22.2.14 ADC ChX Offset Data H Register, X=0-9,A,B (ADOHX2)

Regi	ster	ADOH0)2	ADC Ch0 Offset Data H Register		Address	0xF111
Regi	ster	ADOH12		ADC Ch1 Offset Data H Register		Address	0xF113
Regi	ster	ADOH22		ADC Ch2 C	Offset Data H Register	Address	0xF115
Regi	ster	ADOH3	2	ADC Ch3 C	Offset Data H Register	Address	0xF117
Regi	ster	ADOH4	-2	ADC Ch4 C	Offset Data H Register	Address	0xF119
Regi	ster	ADOH5	2	ADC Ch5 C	Offset Data H Register	Address	0xF11B
Regi	ster	ADOH6	52	ADC Ch6 C	Offset Data H Register	Address	0xF11D
Regi	ster	ADOH7	2	ADC Ch7 C	Offset Data H Register	Address	0xF11F
Regi	ster	ADOH8	2	ADC Ch8 C	Offset Data H Register	Address	0xF121
Regi	ster	ADOH92		ADC Ch9 Offset Data H Register Address			0xF123
Regi	ster	ADOHA	A2	ADC Ch10	Offset Data H Register	Address	0xF125
Regi	ster	ADOHE	32	ADC Ch11	Offset Data H Register	Address	0xF127
Bit	Bit Na	me	R/W	Initial	Description		Note
7	reserve	ed	R	0	Read value is 0. Write only 0.		
6	reserve	ed	R	0	Read value is 0. Write only 0.		
5	reserve	ed	R	0	Read value is 0. Write only 0.		
4	ADOFI	FSET12	R/W	0	Signed 13 bit ADC Offset Data H		
3	ADOFI	ADOFFSET11 R/W		0	bit 12 – bit 8 are stored.		
2	ADOFI	ADOFFSET10 R/W		0			
1	ADOFI	ADOFFSET9 R/W		0			
0	ADOFI	FSET8	R/W	0			

ADOH02-B2 register must be written when ADEN2.EN=0

22.2.15 ADC ChX Data L Register, X=0-9,A,B (ADLX2)

Regist	er	ADL02		ADC ChO) Data L Register	Address	0x9B
Regist	er	ADL12		ADC Ch1 Data L Register Addr		Address	0xA3
Regist	er	ADL22		ADC Ch2	2 Data L Register	Address	0xAB
Regist	er	ADL32		ADC Ch3	3 Data L Register	Address	0xB3
Regist	er	ADL42		ADC Ch4	Data L Register	Address	0xBB
Regist	er	ADL52		ADC Ch5	Data L Register	Address	0xC3
Regist	er	ADL62		ADC Che	o Data L Register	Address	0xCB
Regist	er	ADL72		ADC Ch7	Data L Register	Address	0xD3
Regist	er	ADL82		ADC Ch8	B Data L Register	Address	0xDB
Regist	er	r ADL92		ADC Ch9	ADC Ch9 Data L Register Address		
Regist	er	ADLA2	2	ADC Ch1	0 Data L Register	Address	0xEB
Regist	er	ADLB2	,	ADC Ch1	1 Data L Register	Address	0x8B
Bit	Bit N	ame	R/W	Initial	Description		Note
7	ADD	ATA7	R	0	Signed 16 bit ADC Conversion Data L bit 7 – bit 0 are stored.		
6	ADD	ATA6	R	0	bit / – bit 0 are stored.		
5	ADD	ATA5	R	0	This value is already applied an offset s ADOL/HX2 like as	specified by	
4	ADD	ATA4	R	0	"Raw ADC Value + ADOL/HX2"		
3	ADD	ATA3	R	0	(14bit operation)		
2	ADD	ATA2	R	0			
1	ADD	ATA1	R	0			
0	ADD	ATA0	R	0			_

22.2.16 ADC ChX Data H Registerr, X=0-9,A,B (ADHX2)

Regis	ster	ADH02	2	ADC Ch0 D	Data H Register	Address	0x9B
Regis	ster	ADH12		ADC Ch1 Data H Register Address		0xA3	
Regis	ster	ADH22	2	ADC Ch2 D	Data H Register	Address	0xAB
Regis	ster	ADH32	2	ADC Ch3 E	Data H Register	Address	0xB3
Regis	ster	ADH42	2	ADC Ch4 D	Data H Register	Address	0xBB
Regis	ster	ADH52	2	ADC Ch5 I	Data H Register	Address	0xC3
Regis	ster	ADH62	2	ADC Ch6 D	Data H Register	Address	0xCB
Regis	ster	ADH72	2	ADC Ch7 D	Data H Register	Address	0xD3
Regis	ster	ADH82	2	ADC Ch8 D	Data H Register	Address	0xDB
Regis	ster	ADH92		ADC Ch9 Data H Register Address			0xE3
Regis	ster	ADHA	2	ADC Ch10	Data H Register	Address	0xEB
Regis	ster	ADH B	2	ADC Ch11	Data H Register	Address	0x8B
Bit	Bit Na	me	R/W	Initial	Description		Note
7	ADDA	TA15	R	0	Signed 16 bit ADC Conversion Data H bit 15 – bit 8 are stored.	[
6	ADDA	TA14	R	0			
5	ADDA	ATA13	R	0	This value is already applied an offs by ADOH/LX2 like as	et specified	
4	ADDA	ATA12	R	0	"Raw ADC Value + ADOX2"		
3	ADDA	ATA11	R	0	(14 bit operation) Details refer to 22.3.4		
2	ADDA	TA10	R	0			
1	ADDA	ADDATA9 R		0			
0	ADDA	ATA8	R	0			

22.2.17 ADC Trigger Register (ADT)

Please refer to the 21.2.18 ADC Trigger Register (ADT) in Sec 21 High Speed 10 bit SAR ADC.

22.2.18 ADC Interrupt Register (ADI)

Please refer to the 21.2.19 ADC Interrupt Register (ADI) in Sec 21 High Speed 10 bit SAR ADC

22.3 Operation

22.3.1 Basic operation

ADC is activated when ADEN2.EN bit is set to 1'b1. The AD conversion starts when ADC is active and a conversion trigger from one of the peripherals is received. The AD Conversion trigger can be selected from CPU, external GPIO events, analog comparator events, PWM events or Timer events by ADC2.ADTRG[4:0] bits and ADEEVS2 register. The CPU trigger can be generated by ADT.ADCTRGn bit that is mapped in SFR address space.

AD Conversion time can be selected from slow (half speed) or fast (full speed) by ADC2.ADTIME bit. Figure 22-2 Basic conversion sequence.

A/D conversion of a channel spends 50 cycles of ADCLK.




Figure 22-2 Basic conversion sequence

ADC has 12 analog channels at most. The conversion of each channel can be enabled by ADSL/H2 register. The conversion starts from the youngest enabled number channel.

22.3.2 Conversion Mode

AD Conversion Mode is selected from "Burst until Sequence End" or "Step and Round Sequence" by ADC2.ADMODE bit. The sequence means the order of input channels to be converted.

Besides interrupts, ADC2 unit generates 4 trigger pulses at conversion finish of specified channel (selected from only 0 to 7; multiple selection is OK).

22.3.2.1. Burst until Sequence End mode

In the mode "Burst until Sequence End", one trigger can initiate contiguous burst conversions according to configured sequence.

- (1) When the start trigger that is selected by ADC2.ADTRG[4:0] bit is detected, A/D conversion starts in younger channel order which is selected by ADSL/H2 register.
- (2) When A/D conversion of a channel finished, the converted data is written to corresponding data register (ADLX2/ADHX2).
- (3) If there are un-converted channel, A/D conversion of the next younger channel starts just after finishing the previous A/D conversion. After that, go back to (2).
- (4) A/D conversions of all channels are finished, ADI.ADIF bit is set to 1'b1. If ADI.ADIE=1, ADI interrupt is issued to CPU.




Figure 22-3 Burst until Sequence End mode.

22.3.2.2. Step and Round Sequence Mode

In the mode "Step and Round Sequence", the conversion sequence follows configured one but each conversion requires some conversion trigger to start.

- (1) When the start trigger that is selected by ADC2.ADTRG[4:0] bit and ADEEVS register is detected, A/D conversion starts in younger channel order which is selected by ADSL/HX2 register.
- (2) When A/D conversion of a channel finished, the converted data is written to corresponding data register (ADLX2/ADHX2).
- (3) ADC.ADIF is set to 1'b1 if the corresponding ADEVTL/H2 register bit is set to 1'b1. If ADI.ADIE=1, ADI interrupt is issued to CPU.
- (4) The next start trigger is detected, the next younger channel of A/D conversion which is selected by ADSL/H2 register.




Figure 22-4 Step and Round Sequence mode.

22.3.3 Conversion start trigger

A/D conversion starts when detecting selected A/D conversion trigger. A/D conversion start trigger can be selected by ADC2.ADTRG[4:0]. Only one conversion trigger during A/D conversion is hold, and issues after the current conversion is finished, then the next conversion will start. The conversion trigger is not accepted when ADEN2=0 or all channels are not selected (ADSL/H2=0x00).

22.3.4 Converted data offset adjustment

The offset adjustment can be done for converted data by ADOL/HX2 register. The bit length of adjusted value is extended from 14 bit to 16 bit.

$$\begin{split} ADOH/LX2.ADATA_tmp[13:0] = RAW_ADC_Value\{2'b00,[11:0]\} \\ + OFFSET\{[12],[12:0]\} \end{split}$$

ADOH/LX2.ADATA[15:0] = RAW_ADC_Value_tmp{[13],[13],[13:0]}

ADOH/LX2.ADATA[15:0]: ADL/HX2 register bit, X is unit-X's channel.

RAW_ADC_Value[11:0]: Conversion result value

OFFSET[12:0]: Signed, ADOH/LX2 register bit, X is unit-X's channel.




Figure 22-5 Converted data

22.3.5 Interrupts

If ADI.ADIEn=1, CPU interrupt can be occurred when ADI.ADIFn=1(n=0 or 1).

22.3.6 ADC Event

ADC event can be issued when A/D conversion is finished. The ADC event of each channel can be selected by ADEVTL/H2 register. Figure 22-6 shows the ADC event when ch0 and 3 are enabled, others are disabled.




Figure 22-6 ADC event when ch1 and 3 are enabled.

22.3.7 Reading converted data

Note that the converted result data, mapped in SFR address space, pair of Low Side (LSB Side) register and High Side (MSB Side) register for 16 bit value should be assigned on SAME address. In read access, 1st access gets Low Side data and 2nd access receives High Side data.

The LSB/MSB Side is selected by CPU/DSAC access counter. When CPU reads from ADL/HX2 register, CPU counter is incremented. If ADACCLR2.CLRADCCDRCAC bit is set to 1'b1, the CPU access counter is cleared. After that, the LSB Side can be read by CPU. When DSAC reads from ADL/HX2 register, DSAC counter is incremented. If ADACCLR2.CLRADCCDRDAC bit is set to 1'b1, the DSAC access counter is cleared. After that, the LSB Side can be read by DSAC.

22.3.8 Threshold for conversion data update


This function controls ADL/H02 register update. ADL/H02 is updated if the difference between the current conversion result value (the offset is not included) and previous one (the offset is not included) are equal or less than the threshold(ADUPTHH/L02). The threshold is enabled during ADC2.UPTH0EN=1. The update condition is as follows:

|{(current conversion result value) - (previous conversion result value}}| =< {(ADUPTHH02, ADUPTHL02)}.

The current/previous data comparison starts after ADC2.UPTH0EN=1. Therefore, the previous conversion result must be valid value for comparison. At first, the valid value should be gotten when ADC2.UPTH0EN, then ADC2.UPTH0EN should be set to 1 to start the function.

ADNUPCNT2 shows the number of non-update times. This register can be cleared by writing 0x00 to ADNUPCNT2 register. To know ADL/H02 register is not updated, ADNUPCNT2 is read when CH0 conversion end interrupt sequence, and compare its value to previous one. If the current value is increased from previous value, the current conversion result is not written to ADL/H02 register.

22.3.9 Initialization sequence



- (1) (2) Please see CLKC specification documents.
- (3) Enables/Disables conversion channels.In Dual sampling mode, 2 or more than 2 channels must be enabled.
- (4) Enables/Disables ADI set when "Step and Round Sequence" mode. This register setting do not need when "Burst until Sequence End" mode Set program data..
- (5) Set conversion data offset for each channel if needed.
- (6) Set Sample/Hold time. Default value is 20.
- (7) If CH0 update threshold function is used, the update threshold value must be set to ADUPTH0L/H2 register.
- (8) Set the trigger source, conversion clock speed and conversion mode.
- (9) Enable ADC module

22.4 Limitation of ADC12

22.4.1 Disabling ADC

When disabling ADC, please keep following sequence.

- (1) ADC Trigger Source select CPU Trigger by setting the ADC2.ADTRG[4:0] to 5'b00000, then other trigger source can be ignored. If ADTRG[4:0] is not 5'b00000, Trigger Source from peripheral must be stop by each peripheral.
- (2) Wait until ADT.ADCTR2G becomes 1'b0. Please refer to 21.2.16.
- (3) Disable ADC(ADEN2.EN=0).

22.4.2 Going to standby mode

Note that ADC must be disabled before going to Standby mode.

22.5 Reading Internal Voltage Sources (AGND, DAC) from ADC12

When ADC12 reads internal voltage sources, such as AGND and DAC which can be internally connected as ADC12 input, please follow the sequence shown below to get accurate conversion result, because each output impedance of AGND and DAC is higher than expected one by ADC12, in other words, it takes longer than sampling period of the A/D converter to charge up internal sampling capacitor.

- (1) Repeat contiguous A/D conversion 2 times or more on target voltage source (AGND or DAC), and abandon each conversion result.
- (2) Right after above, convert target voltage source (AGND or DAC), so as to get accurate value. Please note that, during above operation, the ADC12 should convert only target voltage source channel not to corrupt sampled voltage in ADC12.

22.6 Caution of operation

22.6.1 Restriction about the conversion time of the 12 bits ADC

- (1) Description
 When conversion time of the 12 bits ADC is set to slow mode, conversion results are corrupted.
- (2) Condition
 If ADTIME bit of ADC2(ADC Configuration Register) is set to 0 (slow mode), conversion results are corrupted.
- (3) Countermeasure ADTIME bit of ADC2(ADC Configuration Register) should be set to 1 (fast mode).

23. 10 bit DAC

23.1 Overview

The LSI has four 10 bit DA Converter. DA output levels are updated by CPU, DSAC, Comparator Events, Timer Events or PWM Events.

Table 23-1 Feature of High Precision 10bit DAC

Item	Description	Note
Unit Counts	Four Units	
Resolution		
Conversion Speed	See Electrical Characteristics of 10bit DAC	
Output Update Event	CPU Writing DSAC Writing Comparator Events Timer Events PWM Events	

23.2 Block Diagram




Figure 23-1 Block Diagram of 10bit DAC

23.3 Register Description

Table 23-2 List of XBUS Registers

Symbol	Name	Address	Initial value
MIXDAC0	Mix DAC Configuration	0xF200	0x00
DACOUT0	Mix DAC Output select Register	0xF201	0x00
MIXDARD0L	Mix DAC Read Data L	0xF202	0x00
MIXDARD0H	Mix DAC Read Data H	0xF203	0x00
DACACCLR	Mix DAC Access Counter Clear Register	0xF204	0x00
MIXDAC1	Mix DAC1 Configuration	0xF208	0x00
DACOUT1	Mix DAC1 Output select Register	0xF209	0x00
MIXDARD1L	Mix DAC1 Read Data L	0xF20A	0x00
MIXDARD1H	Mix DAC1 Read Data H	0xF20B	0x00
MIXDAC2	Mix DAC2 Configuration	0xF210	0x00
DACOUT2	Mix DAC2 Output select Register	0xF211	0x00
MIXDARD2L	Mix DAC2 Read Data L	0xF212	0x00
MIXDARD2H	Mix DAC2 Read Data H	0xF213	0x00
MIXDAC3	Mix DAC3 Configuration	0xF218	0x00
DACOUT3	Mix DAC3 Output select Register	0xF219	0x00
MIXDARD3L	Mix DAC3 Read Data L	0xF21A	0x00
MIXDARD3H	Mix DAC3 Read Data H	0xF21B	0x00

Table 23-3 List of SFR BUS Registers

Symbol	Name	Address	Initial value
MIXDA0L	Mix DAC0 Data L	0x96	0x00
MIXDA0H	Mix DAC0 Data H	0x96	0x00
MIXDA1L	Mix DAC1 Data L	0x95	0x00
MIXDA1H	Mix DAC1 Data H	0x95	0x00
MIXDA2L	Mix DAC2 Data L	0x92	0x00
MIXDA2H	Mix DAC2 Data H	0x92	0x00
MIXDA3L	Mix DAC3 Data L	0x93	0x00
MIXDA3H	Mix DAC3 Data H	0x93	0x00

23.3.1 Mix DACn Configuration (MIXDACn)

Regist	ter	MIXDAC	0	Mix DAC0	Configuration	Address	0xF200		
Regist	ter	MIXDAC	1	Mix DAC1	Configuration Address		Mix DAC1 Configuration Address 0xF208		0xF208
Regist	ter	MIXDAC	22	Mix DAC2	Configuration	Address	0xF210		
Regist	ter	MIXDAC	:3	Mix DAC3	Configuration	Address	0xF218		
Bit	Bit N	ame	R/W	Initial	Description		Note		
7	DAE	N	R/W	0	DAC Enable 0: Disabled 1: Enabled				
6	DFO	RM	R/W	0	Data register format 0: fractional(dddd dddd ddd0 0 1: integer(0000 00dd dddd ddd				
5	DAU	PD5	R/W	0	DAC Update Timing	, ,			
4	DAU	PD4	R/W	0	00000: Immediate Update by writing to MIXDAH register	CPU or DSAC			
3	DAU	PD3	R/W	0	001000: Comparator 0 (pulse)				
2	DAU		R/W	0	001001: Comparator 1 (pulse) 001010: Comparator 2 (pulse)				
1	DAU		R/W	0	001010: Comparator 2 (pulse)				
0	DAU		R/W	0	001100: TIMER0-CMA (pulse)				
	Dire	120	10 11		001101: TIMER0-CMB (pulse 001110: TIMER1-CMA (pulse				
					001111: TIMER1-CMB (pulse				
					010000: PWM0-EVENT0 (pu	,			
					010001: PWM0-EVENT1 (pu				
					010010: PWM1-EVENT0 (pu 010011: PWM1-EVENT1 (pu	,			
					010100: PWM2-EVENT0 (pu	,			
					010101: PWM2-EVENT1 (pu	,			
					010110: PWM3-EVENT0 (pu				
					010111: PWM3-EVENT1 (pu				
					011000: Comparator 4 (pulse)				
				011001: Comparator 5 (pulse) 011010: TIMER2-CMA (pulse)					
				011010: TIMER2-CMA (pulse)					
				011100: TIMER3-CMA (puls					
					011101: TIMER3-CMB (pulse	e)			
					011110: PWM4-EVENT0 (pu				
					011111: PWM4-EVENT1 (pu				
					100000: PWM5-EVENT0 (pu				
					100001: PWM5-EVENT1 (pu Others are reserved. Do not se				
	<u> </u>		l	1	Others are reserved. Do not se	٠			

23.3.2 Mix DACn Data L (MIXDAnL)

Regist	gister MIXDA0L Mix DAC0 Data L		MIXDA0L		Address	0x96		
Regist	er	MIXDA1	L	Mix DAC1	Data L	Address	0x95	
Regist	er	MIXDA2	L	Mix DAC2	Data L	Address	0x92	
Regist	er	MIXDA3	L	Mix DAC3	Data L	Address	0x93	
Bit	Bit N	ame	R/W	Initial	Description		Note	
7	DAD	ATA7	R/W	0	DAC Conversion Data L See MIXDATAH Descript	tion		
6	DAD	ATA6	R/W	0	See MIADATAH Descript			
5	DAD	ATA5	R/W	0				
4	DAD	ATA4	R/W	0				
3	DAD	ATA3	R/W	0				
2	DAD	ATA2	R/W	0				
1	DAD	ATA1	R/W	0				
0	DAD	ATA0	R/W	0				

23.3.3 Mix DACn Data H (MIXDAnH)

Regist	ter	MIXDA0H		Mix DAC0	Mix DAC0 Data H		Data H Address 0x96		0x96
Regist	ter	MIXDA1	Н	Mix DAC1	Data H	Address	0x95		
Regist	ter	MIXDA2	Н	Mix DAC2	Data H	Address	0x92		
Regist	ter	MIXDA3	Н	Mix DAC3	Data H	Address	0x93		
Bit	Bit N	ame	R/W	Initial	Description		Note		
7	DAD	ATA15	R/W	0	DAC Conversion Data H	and in hit15 6			
6	DAD	ATA14	R/W	0	If DFORM==0, the data is st 1'b0 are always read in bit5-0	,			
5	DAD	ATA13	R/W	0	If DFORM==1, the data is st 1'b0 are always read in bit15-				
4	DAD	ATA12	R/W	0	1 bo are arways read in bit15-	10.			
3	DAD	ATA11	R/W	0	If DAUPDn=6'b000000, the be updated when CPU sets 1				
2	DAD	ATA10	R/W	0	access) or DSAC sets MIX	XDATAHx(word			
1	DAD	ATA9	R/W	0	access or 2nd access in byte access mode). If DAUPDn != 6'b000000, the DA output will				
0	DAD	ATA8	R/W	0	be updated when specified u issued. Thus, MIXDALx a should be valid prior to update				

23.3.4 Mix DACn Read Data L (MIXDARDnL)

Regist	ister MIXDARD0L Mix DAC0 Read Data L		MIXDARD0L		Mix DAC0 Read Data L		0xF202
Regist	ter	MIXDAR	D1L	Mix DAC1	Read Data L	Address	0xF20A
Regist	ter	MIXDAR	RD2L	Mix DAC2	Read Data L	Address	0xF212
Regist	ter	MIXDAR	D3L	Mix DAC3	Read Data L	Address	0xF21A
Bit	Bit N	ame	R/W	Initial	Description		Note
7	DAR	D7	R	0	Dac Conversion Read Data L See MIXDARDnH description	•	
6	DAR	D6	R	0	See WIADARDIIH description		
5	DAR	D5	R	0			
4	DAR	D4	R	0			
3	DAR	D3	R	0			
2	DAR	D2	R	0			
1	DAR	D1	R	0			
0	DAR	D0	R	0			

23.3.5 Mix DAC Read Data H (MIXDARDH)

Regist	er	MIXDAR	RD0H	Mix DAC0	C0 Read Data H Address		.C0 Read Data H Address 0xF203		0xF203
Regist	er	MIXDAR	RD1H	Mix DAC1	Read Data H	Address	0xF20B		
Regist	er	MIXDAR	RD2H	Mix DAC2	Read Data H	Address	0xF213		
Regist	er	MIXDAR	RD3H	Mix DAC3	Read Data H	Address	0xF21B		
Bit	Bit N	ame	R/W	Initial	Description		Note		
7	DAR	D15	R	0	DAC Conversion Read Data I	=			
6	DAR	D14	R	0	If DFORM==0, the data is stored in bit15-6, 1'b0 are always read in bit5-0.				
5	DAR	D13	R	0	If DFORM==1, the data is st 1'b0 are always read in bit15-				
4	DAR	D12	R	0	1 00 are arways read in ours-	10.			
3	DAR	D11	R	0					
2	DAR	D10	R	0					
1	DAR	D9	R	0					
0	DAR	D8	R	0					

^{*}If MIXDAC[4:0] trigger is detected after both MIXDAH and MIXDAL are written, MIXDARDL and MIXDARDH will be updated.

23.3.6 Mix DAC Access Counter Clear Register (DACACCLR)

Regis	ter	DACACCLR		Mix DAC Access Counter Clear Register Address		0xF204	
Bit	Bit N	ame	R/W	Initial	Description		Note
7	CPU	CLR	R/W	0	Clear DAC Conversion Data Register CPU Access Counter Read: Read value is 0. Write 0: No effect Write 1: Clear Register CPU Access counter. (Clear CPU SFR access counter.)		
6	DSA	CCLR	R/W	0	Clear DAC Conversion Data Register DSAC Access Counter Read: Read value is 0. Write 0: No effect Write 1: Clear Register DSAC Access counter. (Clear DSAC SFR access counter.)		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	reser	ved	R	0	Read value is 0. Write only 0.		
2	reser	ved	R	0	Read value is 0. Write only 0.		
1	reser	ved	R	0	Read value is 0. Write only 0.		
0	reser	ved	R	0	Read value is 0. Write only 0.		

23.3.7 Mix DACn Output select Register (DACOUTn)

Regis	Register DACOUT0		Mix DAC0 Output select Register		Address	0xF201	
Regis	ter	DACOU	Γ1	Mix DAC1	Output select Register	Address	0xF209
Regis	ter	DACOU	Γ2	Mix DAC2	Output select Register	Address	0xF211
Regis	ter	DACOU	Г3	Mix DAC3	Output select Register	Address	0xF219
Bit	Bit N	lame	R/W	Initial	Description		Note
7	CAL	CALIB R/W DAC calibration mode. Output to the CH8 of ADC12. 0: Normal mode 1: Calibration mode Usually set to 0. Do not multiply set 1'b1 to DACOUTn.CALIB					
6	reser	ved	R	0	Read value is 0. Write only 0.		
5	reser	ved	R	0	Read value is 0. Write only 0.		
4	reser	ved	R	0	Read value is 0. Write only 0.		
3	reser	ved	R/W	0	Read value is 0. Write only 0.		
2	reser	ved	R/W	0	Read value is 0. Write only 0.		
1	SEL1 R/W		R/W	0	OPA Output Enable(ANEXy) 0:Not connected to External Pin ANEXy 1:Connected to External Pin ANEXy		DAC0: y=16 DAC1: y=17 DAC2: y=18 DAC3: y=19
0	SELO)	R/W	0	OPA Output Enable(ANEXx) 0:Not connected to External Pin ANEXx 1:Connected to External Pin ANEXx		DAC0: x=9 DAC1: x=11 DAC2: x=13 DAC3: x=15

23.4 Operation

10 bit DAC outputs analog data converting 10 bit data to the terminal of this LSI. MIXDACn.DAEN bit sets DAC active or inactive. When it is set "1", the output is active. DACOUT.SELx (x=0-1) bit can select the output terminal for DAC. When DACCOUTn.SELx bit is set to "1", DAC output signal is outputted from the designated terminal. Multi output terminals are selectable. 10 bit data is set to MIXDAnL/H register. Access sequence should be from MIXDAnL to MIXDAnH. When MIXDAnH is accessed, the value of MIXDAnL/H registers are revised. After this, detecting the revise trigger which is set by MIXDACn.DAUPD[5:0] bit, the value of MIXDAnL/H register transfers to MIXDARDnL/H register. After passing over setting time, the analog signal equivalent to 10 bit data outputs from the terminal (Refer to Table 23-2). Setting MIXDACn.DAUPD[5:0]=6'b0000000, revise trigger occurs when writing MIXDAH register. When DACACCLR.CPUCLR bit is written "1", MIXDAnL/H register access counter from CPU is cleared. After clear, MIXDAnL can be accessed. When DACACCLR.DSACCLR bit is written "1", MIXDAnL/H register access counter from DSAC is cleared. After clear, MIXDAnL can be accessed.




Figure 23-2 Timing diagram of 10bit DAC

The output switches are controlled by DACOUTn register. DAEN bit is not affect by output switch control. If you disable DAC and turn off output switch, you should set DAEN=1 and DACOUTn = 0x00.

23.5 Limitation of DAC

23.5.1 MIXDAnL/H register access

When CPU is writing to MIXDAnL/H register, DSAC should not read MIXDAnL/H register. In addition, When DSAC is writing to MIXDAnL/H register, CPU should not read MIXDAL/H register.

DSAC can access MIXDAnL/H register using only 8-bit access mode.

Please do not transfer the data from DAC to DAC(e.g., from ch1 to ch2) by DSAC.

24. OPAMP

24.1 Overview

The LSI has general purpose OP Amps which can be configured as stand-alone type or unity (voltage follower) type. Also its inputs and output can be connected to not only external pins but also internal resources. These configurations can be set by register settings.

Table 24-1 Feature of OPAMP

Item	Description	Note
Unit Counts	4 Units	
Selectable Topology	- Standalone - Unity Amp	




Figure 24-1 Block Diagram of OPAMP

24.2 Register Description

Table 24-2 List of Registers

Symbol	Name	Address	Initial value
MIXOPA0	Mix OPAMP0 Configuration	0xF600	0x00
MIXPGA0	Mix OPAMP0 PGA Configuration	0xF601	0x00
MIXOPA1	Mix OPAMP1 Configuration	0xF680	0x00
MIXPGA1	Mix OPAMP1 PGA Configuration	0xF681	0x00
MIXOPA2	Mix OPAMP2 Configuration	0xEF00	0x00
MIXPGA2	Mix OPAMP2 PGA Configuration	0xEF01	0x00
MIXOPA3	Mix OPAMP3 Configuration	0xEF80	0x00
MIXPGA3	Mix OPAMP3 PGA Configuration	0xEF81	0x00

24.2.1 Mix OPAMPn Configuration (MIXOPAn) (n=0-3)

Regis	ster MIXOPA0		Mix OPA	MP0 Configuration	Address	0xF600		
Regis	ter	MIXO	PA1	Mix OPA	MP1 Configuration	Address	0xF680	
Regis	ter	MIXO	PA2	Mix OPA	MP2 Configuration	Address	0xEF00	
Regis	ter	MIXO	PA3	Mix OPA	MP3 Configuration	Address	0xEF80	
Bit	Bit N	ame	R/W	Initial	Description		Note	
7	OPA	ENB	R/W	0	OPAMP Enable 0: Disabled 1: Enabled			
6	OPA	OUT2	R/W	0	OPA Output Enable 0:Not connected to External Pin I 1:Connected to External Pin L	OPA Output Enable 0:Not connected to External Pin L		
5	OPAOUT1		R/W	0	OPA Output Enable 0:Not connected to External Pin I 1:Connected to External Pin M	М	Pin M: ANEX11(OPAMP0) ANEX15(OPAMP1) ANEX2(OPAMP2) ANEX6(OPAMP3)	
4	OPAOUTO F		R/W	0	OPA Output Enable 0:Not connected to External Pin I 1:Connected to External Pin N	V	Pin N: ANEX9(OPAMP0) ANEX13(OPAMP1) ANEX0(OPAMP2) ANEX4(OPAMP3)	
3	OPA	IM1	R/W	0	Select Input(-)		External Pin(-)	
2	OPA	IM0	R/W 0 00:External Pin 01:reserved 10:AGND= 0.5 x AVcc 11:AVSS		ANEX3(OPAMP0) ANEX7(OPAMP1) ANEX11(OPAMP2) ANEX15(OPAMP3)			
1	OPA	PAIP1 R/W 0 Select Input(+)		External Pin(+)				
0	OPA	OPAIP0 R/W 0 00:External Pin 01:VREF 10:AGND= 0.5 x AVcc 11:AVSS			ANEX1(OPAMP0) ANEX5(OPAMP1) ANEX9(OPAMP2) ANEX13(OPAMP3)			

24.2.2 Mix OPAMPn PGA Configuration (MIXPGAn)(n=0-3)

Regist	ter	MIXPGA0		Mix OPA	Mix OPAMP0 PGA Configuration		0xF601
Regist	ter	MIXPO	GA1	Mix OPA	MP1 PGA Configuration	Address	0xF681
Regist	ter	MIXPO	GA2	Mix OPA	MP2 PGA Configuration	Address	0xEF01
Regist	ter	MIXPO	GA3	Mix OPA	MP3 PGA Configuration	Address	0xEF81
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reserv	ved	R	0	Read value is 0. Write only 0.		
6	reserv	ved	R	0	Read value is 0. Write only 0.		
5	reserv	ved	R	0	Read value is 0. Write only 0.		
4	reserv	ved	R	0	Read value is 0. Write only 0.		
3	reserv	ved	R/W	0	Read value is 0. Write only 0.		
2	reserv	ved	R/W	0	Read value is 0. Write only 0.		
1	reserved R/W		R/W	0	Read value is 0. Write only 0.		
0	OPA	FOLL	R/W	0	Change to OPAMP and voltage fo 0:OPAMP 1:Voltage follower	llower.	

24.2.3 Notice of OPAMP

24.2.3.1. Resistance of analog switch that exists between OPAMP output and PIN

OPAMP is connected to the PIN via the analog switch. Resistor value of the analog switch is $300\Omega(typ)$. This resistor will affect when you make a Gain-Amp with an external resistor. Feedback resistor of the Gain-Amp is the value obtained by adding the resistance of the analog switch to the external resistor value. If the exact gain is required, Please perform the correction by using the built-in ADC.




Figure 24-2 Example of the Gain_AMP

If OPAMP-OUT is used only ADC-input or comparator-input, the [Rsw] can be ignored by the connection shown in Figure 24.3. In order to make this configuration, the ADC-input(or comparator-input) and OPAMP-OUT should be assign to the same external output pin.




Figure 24-3 Example of the Gain_AMP (no influence of [Rsw])

25. Comparator

25.1 Overview

The LSI has six-high speed analog comparators. Input signals can be configured. Besides, outputs can be used as not only interrupt requests but also trigger events for other modules. Figure 25-1 shows the block diagram of comparator




Figure 25-1 Block Diagram of Comparator

25.2 Register Description

Table 25-1 List of XBUS Registers

Symbol	Name	Address	Initial value
MIXCMP0	Mix Comparator 0 Configuration	0xF380	0x00
MIXCMS0	Mix Comparator 0 Functional Select	0xF381	0x00
MIXCMR0	Mix Comparator 0 Result	0xF382	0x00
MIXCMP1	Mix Comparator 1 Configuration	0xF400	0x00
MIXCMS1	Mix Comparator 1 Functional Select	0xF401	0x00
MIXCMR1	Mix Comparator 1 Result	0xF402	0x0X
MIXCMP2	Mix Comparator 2 Configuration	0xF480	0x00
MIXCMS2	Mix Comparator 2 Functional Select	0xF481	0x00
MIXCMR2	Mix Comparator 2 Result	0xF482	0x0X
MIXCMP3	Mix Comparator 3 Configuration	0xF500	0x00
MIXCMS3	Mix Comparator 3 Functional Select	0xF501	0x00
MIXCMR3	Mix Comparator 3 Result	0xF502	0x0X
MIXCMP4	Mix Comparator 4 Configuration	0xED80	0x00
MIXCMS4	Mix Comparator 4 Functional Select	0xED81	0x00
MIXCMR4	Mix Comparator 4 Result	0xED82	0x0X
MIXCMP5	Mix Comparator 5 Configuration	0xEE00	0x00
MIXCMS5	Mix Comparator 5 Functional Select	0xEE01	0x00
MIXCMR5	Mix Comparator 5 Result	0xEE02	0x0X

Table 25-2 List of SFR BUS Registers

Symbol	Name	Address	Initial value
CMI0	Mix Comparator Interrupt 0	0xF3	0x00
CMI1	Mix Comparator Interrupt 1	0x9D	0x00

25.2.1 Mix Comparator n Configuration (MIXCMPn) (n=0-5)

er	MIXCI	MP0	Mix Con	parator 0 Configuration	Address		0xF380
er	MIXC	MP1	Mix Con	parator 1 Configuration	Address		0xF400
er	MIXCI	MP2	Mix Con	parator 2 Configuration	Address		0xF480
er	MIXCI	MP3	Mix Con	parator 3 Configuration	Address		0xF500
er	MIXC	MP4	Mix Con	parator 4 Configuration	Address		0xED80
er	MIXCI	MP5		·	Address		0xEE00
1	ame	R/W				Note	
				•		11010	
CMP	ENB	K/W	U				
CMD	IM2	D/W/	0				
CMP	IM2	R/W	0				
CMP	IM1	R/W	0				
CMP	IM0	R/W	0	0100: ANEX17 Output			
				0110: DAC0 Output			
				1000: DACn Output			
				1010: VREF			
				1100: 0.5 x AVCC			
				II			
CMP	IP2	R/W	0				
CMP	IP1	R/W	0				
CMD	IDO	D/XI	0				
CMP	IPU	K/W	U				
	er er er Bit N CMP CMP CMP CMP	er MIXCI er MIXCI er MIXCI er MIXCI	er MIXCMP1 er MIXCMP2 er MIXCMP3 er MIXCMP4 er MIXCMP5 Bit Name R/W CMPENB R/W CMPIM3 R/W CMPIM2 R/W CMPIM1 R/W CMPIM0 R/W CMPIP2 R/W CMPIP1 R/W	er MIXCMP1 Mix Commoder er MIXCMP2 Mix Commoder er MIXCMP3 Mix Commoder er MIXCMP4 Mix Commoder er MIXCMP5 Mix Commoder Bit Name R/W Initial CMPENB R/W 0 CMPIM3 R/W 0 CMPIM2 R/W 0 CMPIM1 R/W 0 CMPIM0 R/W 0 CMPIP2 R/W 0 CMPIP1 R/W 0	er MIXCMP1 Mix Comparator 1 Configuration er MIXCMP2 Mix Comparator 2 Configuration er MIXCMP3 Mix Comparator 3 Configuration er MIXCMP4 Mix Comparator 4 Configuration er MIXCMP5 Mix Comparator 5 Configuration Bit Name R/W Initial Description CMPENB R/W 0 Comparator Enable 0: Disabled 1: Enabled CMPIM3 R/W 0 Select Input (-) 0000: External Pin 0001: ANEX18 Output 0010: ANEX16 Output 0110: DAC0 Output 1000: DACn Output 1010: VREF 1100: 0.5 x AVCC 1110: AVSS 0thers: Do not set CMPIP1 R/W 0 Select Input (+) 000: External Pin	er MIXCMP1 Mix Comparator 1 Configuration Address er MIXCMP2 Mix Comparator 2 Configuration Address er MIXCMP3 Mix Comparator 3 Configuration Address er MIXCMP4 Mix Comparator 4 Configuration Address er MIXCMP5 Mix Comparator 5 Configuration Address Bit Name R/W Initial Description CMPENB R/W 0 Comparator Enable 0: Disabled 1: Enabled CMPIM3 R/W 0 Select Input (-) 0000: External Pin 0001: ANEX18 Output 0010: ANEX16 Output 0110: ANEX19 Output 0110: VREF 1100: 0.5 x AVCC 1110: AVSS others: Do not set CMPIP2 R/W 0 Select Input (+) 000: External Pin 001: ANEX16 Output 0110: VREF 1100: 0.5 x AVCC 1110: AVSS others: Do not set CMPIP1 R/W 0 Select Input (+) 000: External Pin 001: ANEX16 Output 101: ANEX16 Output 101: ANEX16 Output 011: ANEX16 Output 011: ANEX18 Output 101: ANEX18 Output 101: ANEX18 Output 101: ANEX19 Output 101: reserved 110: ANEX19 Output 101: reserved 110: AGND= 0.5 x AVCC	MIXCMP1

channel #	External Pin(-) CMPIM=0000b	DACn Output CMPIM = 1000b	External Pin(+) CMPIP = 000b
0	ANEX9	DAC3	ANEX8
1	ANEX11	DAC1	ANEX10
2	ANEX13	DAC2	ANEX12
3	ANEX15	DAC3	ANEX14
4	ANEX5	DAC1	ANEX4
5	ANEX7	DAC2	ANEX6

25.2.2 Mix Comparator n Functional Select (MIXCMSn) (n=0-3)

Regist	ter	MIXC	AS0	Mix Com	parator 0 Functional Select	Address	0xF381
Regist	ter	MIXCN	AS1	Mix Com	parator 1 Functional Select	Address	0xF401
Regist	ter	MIXCN	AS2	Mix Com	parator 2 Functional Select	Address	0xF481
Regist	ter	MIXCN	AS3	Mix Com	parator 3 Functional Select	Address	0xF501
Regist	ter	MIXCN	AS4	Mix Com	parator 4 Functional Select	Address	0xED81
Regist	ter	MIXC	AS5	Mix Com	parator 5 Functional Select	Address	0xEE01
Bit	Bit N	ame	R/W	Initial	Description		Note
7	reser	ved	R	0	Read value is 0. Write only 0.		
6	LVSI	EN	R/W	0	Level sense enable 1: Level sense enable 0: disable		
5	LVSI	Œ	R/W	0	Level sense interrupt enable 1: Level sense interrupt enable 0: disable	,	
4	LVSI	POL	R/W	0	Level sense polarity 1: High level 0: Low level		
3	POL	1	R/W	0	Edge Sense Polarity		
2	POLO)	R/W	0	00: None (as well as CMPENB=0) 01: Negative Edge 10: Positive Edge 11: Both Edge		
1	FILT	ER1	R/W	0	Glitch Filter Select		
0	FILT	ER0	R/W	0	00: No Glitch Filter 01: 1cyc 10: 2cyc 11: 4cyc		

Note that MIXCMSx register must be written when CMPENB = 0.




Figure 25-2 Examples of CMPn Level Detect generation

25.2.3 Comparator n Result (MIXCMRn) (n=0-3)

Regist	er	MIXCMR0		Mix Com	parator 0 Result	Address	0xF38	32	
Regist	er	MIXCMR1		Mix Comparator 1 Result		Address	0xF40)2	
Regist	er	MIXCN	MR2	Mix Com	parator 2 Result	Address	0xF48	0xF482	
Regist	er	MIXCN	MR3	Mix Com	parator 3 Result	Address	0xF50)2	
Regist	er	MIXCN	MR4	Mix Com	parator 4 Result	Address	0xED	82	
Regist	er	MIXCN	MR5	Mix Com	parator 5 Result	Address	0xEE	02	
Bit	Bit N	ame	R/W	Initial	Description		l e	Note	
7	reserv	ved	R	0	Read value is 0. Write only	y 0.			
6	reserv	ved	R	0	Read value is 0. Write only 0.				
5	reserv	ved	R	0	Read value is 0. Write only 0.				
4	reserv	ved	R	0	Read value is 0. Write only 0.				
3	reserv	ved	R	0	Read value is 0. Write only 0.				
2	reserv	ved	R	0	Read value is 0. Write only	y 0.			
1 LVSF R/C			R/C	0	Level sense detect flag Read: 1: Detected 0: not detected Write: 1: Clear 0: not effect This bit can be cleared level detection is not detec		when		
0	CMP	RSLT	R	X	Monitor CMP_OUT		_		

25.2.4 Mix Comparator Interrupt 0(CMI0)

Regis	ter CMI0		Mix Con	mparator Interrupt 0 Add	dress	0xF3		
Bit	Bit Name	R/W	Initial	Description	Note			
7	CMPIE3	R/W	0	Comparator3 Interrupt Enable 0: Disable 1: Enable	0: Disable			
6	CMPIE2	R/W	0	Comparator2 Interrupt Enable 0: Disable 1: Enable				
5	CMPIE1	R/W	0	Comparator1 Interrupt Enable 0: Disable 1: Enable				
4	CMPIE0	R/W	0	Comparator Interrupt Enable 0: Disable 1: Enable				
3	CMPI3	R/C	0	Comparator3 Interrupt Flag (before mask; independent CMF Read 0: No Request Read 1: Interrupt Event Occurre Write 0: No effect Write 1: To clear corresponding	ed			
2	CMPI2	R/C	0	Comparator2 Interrupt Flag (before mask; independent CMF Read 0: No Request Read 1: Interrupt Event Occurre Write 0: No effect Write 1: To clear corresponding	PIEn) ed			
1	CMPI1	R/C	0	Comparator1 Interrupt Flag (before mask; independent CMPIEn) Read 0: No Request Read 1: Interrupt Event Occurred Write 0: No effect Write 1: To clear corresponding bit				
0	CMPI0	R/C	0	Comparator Interrupt Flag (before mask; independent CMPIEn) Read 0: No Request Read 1: Interrupt Event Occurred Write 0: No effect Write 1: To clear corresponding bit				

25.2.5 Mix Comparator Interrupt 1(CMI1)

Regis	ter	CMI1		Mix Com	parator Interrupt 1	Address	C)x9D
Bit	Bit N	Vame	R/W	Initial	Description			Note
7	reser	ved	R	0	Read value is 0. Write only	y 0.		
6	reser	ved	R	0	Read value is 0. Write only	y 0.		
5	CMPIE5 R/W		R/W	0	Comparator5 Interrupt Ena 0: Disable 1: Enable	able		
4	CMP	CMPIE4 R/W		0	Comparator4 Interrupt Ena 0: Disable 1: Enable	able		
3	reser	ved	R	0	Read value is 0. Write only	y 0.		
2	reser	ved	R	0	Read value is 0. Write only	y 0.		
1	CMF	PI5	R/C	0	Comparator5 Interrupt Flag (before mask; independent CMPIEn) Read 0: No Request Read 1: Interrupt Event Occurred Write 0: No effect Write 1: To clear corresponding bit			
0	CMF	PI4	R/C	0	Comparator4 Interrupt Flag (before mask; independent CMPIEn) Read 0: No Request Read 1: Interrupt Event Occurred Write 0: No effect Write 1: To clear corresponding bit			

25.3 Operation




Figure 25-3 Operation flowchart

An interrupt might be misdirected when CMPENB is set to 1 at first. Please clear the interrupt flag.

The comparator has a wakeup counter which prevents the unexpected interrupts and events in un-stable state when startup. The wakeup counter counts 25 clocks (1us@CLKCMPx=25MHz) from CMPENB changes 0 to 1. The interrupts and events are not detected during wakeup counter is counting.

26. Voltage Reference (VREF)

26.1 Overview

The LSI has Voltage Reference (VREF) which generates constant voltage to be used in Analog Inter-Connection Network. The voltage can be connected to ADCs or Comparators.

Table 26-1 Feature of VREF

Item	Description	Note
Unit Counts	Single Unit	
Output Voltage	1.2V (typ)	




Figure 26-1 Block Diagram of VREF

27. Temperature Sensor (TEMP)

27.1 Overview

The LSI has Temperature Sensor (TEMP) which generates a voltage related to Junction Temperature to be used in Analog Inter-Connection Network. The voltage can be connected to ADCs.

Table 27-1 Feature of TEMP

Item	Description	Note
Unit Counts	Single Unit	
Output Voltage		Refer to Characteristic




Figure 27-1 Block Diagram of TEMP

27.2 Register Description

27.2.1 Temperature sensor Control (TEMP)

Regist	egister TEMP		Temperature sensor Control		Address	0xFFC1		
Bit	Bit N	ame	R/W	Initial	Description			Note
7	reserv	ved	R	0	Read value is 0. Write	only 0.		
6	reserved		R	0	Read value is 0. Write	only 0.		
5	reserved			0	Read value is 0. Write only 0.			
4	reserved		R	0	Read value is 0. Write only 0.			
3	reserv	ved	R	0	Read value is 0. Write	only 0.		
2	reserv	ved	R	0	Read value is 0. Write	only 0.		
1	reserved		R	0	Read value is 0. Write	only 0.		
0	TEMPE R/W		R/W	0	TEMP Enable 0: Disable			
					1: Enable			

28. PWM Output Controller (POC)

28.1 Overview

POC can place PWM output pins in the high-impedance state when the comparator detects the selected event. Figure 28-1 shows the block diagram of POC.




Figure 28-1 Block Diagram of POC

28.2 Register Description

Table 28-1 XBUS resisters

Symbol	Name	Address	Initial value
POCCR0	POC Control Register 0	0xFD80	0x00
POCCR1	POC Control Register 1	0xFD81	0x00
POCCR2	POC Control Resister 2	0xFD82	0x00
POCCR3	POC Control Resister 3	0xFD83	0x00
POCSTS	POC Status Resister	0xFD88	0x00

28.2.1 POC Control Register (POCCRn)

Regis	ter	POCCE	R0	POC Con	trol Resister 0	Address	0xFD80
Regis	ter	POCCE	R1	POC Con	trol Resister 1	Address	0xFD81
Regis	ter	POCCI	R2	POC Con	trol Resister 2	Address	0xFD82
Regis	ter	POCCI	R3	POC Con	trol Resister 3	Address	0xFD83
Bit	Bit N	ame	R/W	Initial	Description		Note
7	EN		R/W	0	PWMn output pins Hi-Z enable 0: Disable 1: Enable When PWMnF bit is set, the or in Hi-Z state.	utput pins are placed	
6	ARELEN R/W		R/W	0	PWMn output pins Hi-Z auto release enable 0: Disable Only CPU can release 1: Enable Release when PWMn detects CMP_MIN /CMP_MAX match		
5	DISH R/W		R/W	0	Disable PWMxH output control 0: Enable 1:Disable If DISH bit is set to 1(Disabled), I PWMxH output by specified comp		
4	DISL R/W		R/W	0	Disable PWMxL output control 0: Enable 1:Disable If DISL bit is set to 1(Disabled), F PWMxL output by specified comp	POC does not control	
3	reserv	ved	R	0	Read value is 0. Write only 0		
2	EVSI	EL2	R/W	0	Event selection for PWMn output	pins Hi-Z	
1	EVSI	EL1	R/W	0	000: Comparator CH0 001: Comparator CH1		
0	EVSI	ELO	R/W	0	010: Comparator CH2 011: Comparator CH3 100: Comparator CH4 101: Comparator CH5 110: CMPLUT CH0 111: CMPLUT CH1 others: do not write		

28.2.2 POC Status Register (POCSTS)

Register POCST		TS.	POC Stat	us Resister	Address	0xFD88	
Bit	Bit N	ame	R/W	Initial	Description	Description	
7	reser	ved	R	0	Read value is 0. Write only 0		
6	reser	ved	R	0	Read value is 0. Write only 0		
5	reser	ved	R	0	Read value is 0. Write only 0		
4	reser	ved	R	0	Read value is 0. Write only 0		
3	PWM	13F	R/C	0	PWM3 output pins control status Read: 1: Fixed PWM3H & 3L are controlled by POC 0: Released PWM3H &3L are controlled by PWM3 Write: 1: Clear 0: not effect		
2	PWM	12F	R/C	0	PWM2 output pins control status Read: 1: Fixed PWM2H & 2L are controlled by 0: Released PWM2H &2L are controlled by Write: 1: Clear 0: not effect		
1	PWM	11F	R/C	0	PWM1 output pins control status Read: 1: Fixed PWM1H & 1L are controlled by 0: Released PWM1H &1L are controlled by Write: 1: Clear 0: not effect		
0	PWM	10F	R/C	0	PWM0 output pins control status Read: 1: Fixed PWM0H &L are controlled by P 0: Released PWM0H &L are controlled by P Write: 1: Clear 0: not effect		

28.3 Operation

POC can PWMnH/L(n=0,1,2,3) output pins in high-impedance state when the selected event occurs.

POCCRn.EVSEL[2:0] bit selects the trigger event from CMP 0,1,2,3,4,5 and CMPLUT0,1 Level detect events.

POCSTS.PWMnF bit indicates output pins of PWMn High-Impedance status.

When POCSTS.PWMnF=1, PWMnH&L are placed in the high-impedance state. There are two ways to release high-impedance state: CPU release and auto release. The CPU release can be issued by writing 1 to POCSTS.PWMnF bit. The auto release can be issued by PWM CHn when POCCRn.ARELEN=1. PWM CHn issues an auto release trigger when PWMn CMP_MIN event occurs in Up-Down mode or CMP_MAX event occurs in Up mode, (PWMnCNT changes CMP_MAX to CMP_MIN). POCSTS.PWMnF bit can be cleared when the CPU/auto release is issued and the selected event is not detected.

Figure 28-2 shows PWML/H output control timing.




Figure 28-2 Operation timing

If corresponding pull down is enabled(corresponding bit of PPD1 register), the corresponding PWM pin becomes pull down instead of Hi-z when POC cuts off the pin output.

POCCRn.EN bit enables POC function for PWM CHn. When POCCRn.EN=1, POCSTS.PWMnF bit can be set by selected control event. When POCCRn.EN=0, POCSTS.PWMnF bit cannot be set. POCCRn.EVSEL[1:0] and POCCRn.ARELEN bit must be changed when POCCRn.EN=0.

29. RAMIF

29.1 Overview

RAMIF arbitrate the SRAM accesses from XBUS and SFRBUS. RAMIF provides indirect write access interface from SFRBUS to RAM. The indirect access controller creates the RAM address as ring buffer. Figure 29-1 shows the block diagram of RAMIF.




Figure 29-1 Block Diagram of RAMIF

29.2 Register Description

Table 29-1 List of XBUS Registers

Symbol	Name	Address	Initial value
RAMIFCR	RAMIF Control Register	0xED00	0x00
RBUFHEAD_L	Ring Buffer Head Address L Register	0xED02	0x00
RBUFHEAD_H	Ring Buffer Head Address H Register	0xED03	0x00
RBUFTAIL_L	Ring Buffer Tail Address L Register	0xED04	0x00
RBUFTAIL_H	Ring Buffer Tail Address H Register	0xED05	0x00
RBUFPTR_L	Ring Buffer Pointer L Register	0xFA06	0x00
RBUFPTR_H	Ring Buffer Pointer H Register	0xFA07	0x00

Table 29-2 List of SFRBUS Registers

Symbol	Name	Address	Initial value
RAMWRL	RAM write register L	0x7D	0x00
RAMWRH	RAM write register H	0x7D	0x00

29.2.1 RAMIF Control Register

Register RAMIFCR		RAMIF C	Control Register	Address	0xED	00	
Bit	Bit Name	R/W	Initial	Description			Note
7	IF	R/C	0	RAMIF interrupt. IF is s	et when the d	lata is	
				written to RBUFTAILI	/H register	value	
				address.			
				Read			
				0: RBUFPTRL/H does	not go ba	ck to	
				RBUFHEADL/H			
					goes back	to	
				RBUFHEADL/H			
				Write			
				0: No effect			
	_		_	1: Clear this bit			
6	reserved	R	0	Read value is 0. Write only			
5	reserved	R	0	Read value is 0. Write only	y 0.		
4	IE	R/W	0	Interrupt enable			
				0: Disable			
				1: Enable			
3	reserved	R	0	Read value is 0. Write only	y 0.		
2	reserved	R	0	Read value is 0. Write only 0.			
1	reserved	R	0	Read value is 0. Write only 0.			
0	EN R/W		0	0: Disable SFR write controller			
				1: Enable SFR write control	oller		

29.2.2 Ring Buffer Head Address L Register

Regist	RBUFHEAD_		Ring Bu	ıffer Head Address L <mark>Address</mark> 0xED	02
	L		Register		
Bit	Bit Name	R/W	Initial	Description	Note
7	HEADADR7	R/W	0	Ring buffer head address L	
6	HEADADR6	R/W	0		
5	HEADADR5	R/W	0		
4	HEADADR4	R/W	0		
3	HEADADR3	R/W	0		
2	HEADADR2	R/W	0		
1	HEADADR1	R/W	0		
0	HEADADR0	R/W	0		

29.2.3 Ring Buffer Head Address H Register

Register RBUFHEAD_ H		Ring Bu Register	uffer Head Address H Address 0xEI	003		
Bit	Bit Name	R/W	Initial	Description	Note	
7	7 reserved R		0	Read value is 0. Write only 0.		
6	6 reserved R		0	Read value is 0. Write only 0.		
5	reserved R		0	Read value is 0. Write only 0.		
4	reserved	R	0	Read value is 0. Write only 0.		
3	reserved	R	0	Read value is 0. Write only 0.		
2	reserved R		0	Read value is 0. Write only 0.		
1	HEADADR9	R/W	0	Ring buffer head address H		
0	HEADADR8	R/W	0			

29.2.4 Ring Buffer Tail Address L Register

Regist	er	RBUFT	TAIL_L	Ring Buff	Fer Tail Address L Register	Address	0xED04	
Bit	Bit N	ame	R/W	Initial	Description			Note
7	TAIL	ADR7	R/W	0	Ring buffer tail address L			
6	TAIL	ADR6	R/W	0				
5	TAIL	ADR5	R/W	0				
4	TAIL	ADR4	R/W	0				
3	TAIL	ADR3	R/W	0				
2	TAIL	ADR2	R/W	0				
1	TAIL	ADR1	R/W	0				
0	TAIL	ADR0	R/W	0				

29.2.5 Ring Buffer Tail Address H Register

Register RBUFTAIL_H		Ring I Register	Buffer Tail Address H Address 0xED05					
Bit	Bit N	ame	R/W	Initial	Description Note			
7	reserv	/ed	R	0	Read value is 0. Write only 0.			
6	reserv	/ed	R	0	Read value is 0. Write only 0.			
5	reserv	/ed	R	0	Read value is 0. Write only 0.			
4	reserv	/ed	R	0	Read value is 0. Write only 0.			
3	reserv	/ed	R	0	Read value is 0. Write only 0.			
2	reserv	/ed	R	0	Read value is 0. Write only 0.			
1	TAIL	ADR9	R/W	0	Ring buffer tail address H			
0	TAIL	ADR8	R/W	0				

29.2.6 Ring Buffer Pointer L Register

Regist	Register RBUFPTR_L Ring Buf		Ring Buff	Fer Pointer L Register Address 02			ED06		
Bit	Bit N	ame	R/W	Initial	Description			Note	
7	PTRA	ADR7	R/W	0	Current ring buffer pointer	Current ring buffer pointer L			
6	PTRA	ADR6	R/W	0	The next write address.	The next write address.			
5	PTRA	ADR5	R/W	0	When initial setting, the v				
4	PTRA	ADR4	R/W	0	with RBUFHEAD_L value				
3	PTRA	ADR3	R/W	0	CPU write is first priority.				
2	PTRA	ADR2	R/W	0					
1	PTRA	ADR1	R/W	0					
0	PTRA	ADR0	R/W	0					

29.2.7 Ring Buffer Pointer H Register

Regist	er	RBUFP	TR_H	Ring Buffer Pointer H Register Address 0xE			0xED) 07	
Bit	Bit N	ame	R/W	Initial	Description		Note		
7	reserv	ved	R	0	Read value is 0. Write only	Read value is 0. Write only 0.			
6	reserv	ved	R	0	Read value is 0. Write only	0.			
5	reserv	ved	R	0	Read value is 0. Write only	0.			
4	reserv	ved	R	0	Read value is 0. Write only 0.				
3	reserv	ved	R	0	Read value is 0. Write only 0.				
2	reserv	ved	R	0	Read value is 0. Write only	0.			
1	PTRA	ADR9	R/W	0	Current ring buffer pointer	Н			
0	PTRA	ADR8	R/W	0	The next write address.				
					When initial setting, the value should be set				
					with RBUFHEAD_H value.				
					CPU write is first priority.				

29.2.8 RAM write register L

Regist	Register RAMWRL		RAM wri	te register L	Address	0x7D	
Bit	Bit N	ame	R/W	Initial	Description		Note
7	WD7		W	0	Low byte of SFR write data.		
6	WD6		W	0			
5	WD5		W	0			
4	WD4		W	0			
3	WD3		W	0			
2	WD2		W	0			
1	WD1		W	0			
0	WD0		W	0			

29.2.9 RAM write register H

Regist	er 1	RAMW	RH	RAM writ	te register H	Address	0x7D
Bit	Bit Naı	me	R/W	Initial	Description		Note
7	WD15		W	0	High byte of write value. When	byte write	
6	WD14		W	0	access, RAMWRH value is not	written to	
5	WD13		W	0	XRAM.		
4	WD12		W	0			
3	WD11		W	0			
2	WD10		W	0			
1	WD9		W	0			
0	WD8		W	0			

29.3 Operation

29.3.1 XRAM write from DSAC

DSAC can access only registers connected to SFRBUS. The address space of SFRBUS is 256Bytes and XRAM capacity is 1KB. DSAC cannot access directory due to address space problem. RAMIF provide the XRAM write interface from DSAC to XRAM. RAMIF provide the indirect write access interface, RAMIF creates the XRAM address as ring-buffer.

RBUFHEADL/H is the head address of XRAM as ring-buffer. RBUTAILL/H is the tail address of XRAM as ring-buffer. RBUFPTRL/H register indicates current address(next write address) of XRAM. When the initial setting, RBUFPTRL/H register value should be set with the same value of RBUFHEADL/H register. If RAMIFCR.EN=0, RAMIF is disabled, RAMIF does not accept DSAC write access. If RAMIFCR.EN=1, RAMIF accepts DSAC write access. When DSAC writes the data to RAMWRL/H register, RAMIF start the XRAM write access. There are two kinds of DSAC write access, byte access and word access. If DSAC writes the data with byte access mode, RAMIF writes RAMWRL value to XRAM. If DSAC writes the data with word access mode, RAMIF writes RAMWRL value to XRAM at first, and then RAMIF writes RAMWRH value to XRAM(Little Endian manner). After every XRAM write access, RBUFPTRL/H register value is updated by following rules: If (RBUFPTRL/H == RBUFTAILL/H), RBUFPTRL/H is set with RBUFHEADL/H register value, or else RBUFPTRL/H register value is incremented by 1. Figure 29-2 shows the XRAM address creation of RAMIF.




Figure 29-2 Ring-buffer addressing

29.3.2 Arbitration between SFRBUS and XBUS

XRAM is shared by CPU and DSAC. When CPU and DSAC access are occurred at the same cycle, DSAC access is accepted prior to CPU access. CPU access is issued when DSAC access is not occurred.


29.3.3 Interrupt

RAMIFCR.IF is set when the data is written to RBUFTAILL/H register value address. If RBUFFCR.IE=1, the interrupt occurs. RAMIFCR.IF can be cleared by writing 1 to RAMIFCR.IF.

30. CMP Lookup Table (CMPLUT)

30.1 Overview

CMPLUT has two 6-input, 1-output Look up table. The inputs are the output of six comparators. The output of CMPLUT is connected to POC event input and LUT0/1 output pin. Figure 30-1 shows the block diagram of CMPLUT.



N/F: Noise fileter

Figure 30-1 Block Diagram of CMPLUT

30.2 Register Description

Table 30-1 List of XBUS Registers

Symbol	Name	Address	Initial value
LUT0CR	LUT0 Control Register	0xEC80	0x00
LUT0OUT0	LUT0 Output Register 0	0xEC88	0x00
LUT0OUT1	LUT0 Output Register 1	0xEC89	0x00
LUT0OUT2	LUT0 Output Register 2	0xEC8A	0x00
LUT0OUT3	LUT0 Output Register 3	0xEC8B	0x00
LUT0OUT4	LUT0 Output Register 4	0xEC8C	0x00
LUT0OUT5	LUT0 Output Register 5	0xEC8D	0x00
LUT0OUT6	LUT0 Output Register 6	0xEC8E	0x00
LUT0OUT7	LUT0 Output Register 7	0xEC8F	0x00
LUT1CR	LUT1 Control Register	0xEC90	0x00
LUT1OUT0	LUT1 Output Register 0	0xEC98	0x00
LUT1OUT1	LUT1 Output Register 1	0xEC99	0x00
LUT1OUT2	LUT1 Output Register 2	0xEC9A	0x00
LUT1OUT3	LUT1 Output Register 3	0xEC9B	0x00
LUT1OUT4	LUT1 Output Register 4	0xEC9C	0x00
LUT1OUT5	LUT1 Output Register 5	0xEC9D	0x00
LUT1OUT6	LUT1 Output Register 6	0xEC9E	0x00
LUT1OUT7	LUT1 Output Register 7	0xEC9F	0x00

30.2.1 LUTn Control Register (LUTnCR)

Regist	er	LUT0C	CR	LUT0 Co	LUT0 Control Register Address				
Regist	er	LUT1C	R	LUT1 Co	ntrol Register	Address	0xEC90		
Bit	Bit N	ame	R/W	Initial	Description	Note			
7	OUT	SEL	R/W	0	Output select				
					0: LUT direct output				
					(Combinational logic output)	(Combinational logic output)			
					1: F/F output				
6	INSE	L	R/W	0	LUT input select				
					0: CMP async output				
					1: CMP N/F output				
					The input signals are not masked logic.	by wakeup			
5	reserv	ved	R	0	Read value is 0. Write only 0				
4	reserv	ved	R	0	Read value is 0. Write only 0				
3	reserv	ved	R	0	Read value is 0. Write only 0				
2	reserv	ved	R	0	Read value is 0. Write only 0				
1	reserv	ved	R	0	Read value is 0. Write only 0				
0	reserv	ved	R	0	Read value is 0. Write only 0				

30.2.2 LUTn Output Register m (LUTnOUTm)

Register LUT0OUT1 LUT0 Output Register 1	Address	0xEC88			
1					
Designation LUTOOUT2 LUTO Output Designation 2	Address	0xEC89			
Register LUT0OUT2 LUT0 Output Register 2	Address	0xEC8A			
Register LUT0OUT3 LUT0 Output Register 3 Z	Address	0xEC8B			
Register LUT0OUT4 LUT0 Output Register 4 A	LUT0 Output Register 4 Address				
Register LUT0OUT5 LUT0 Output Register 5 Z	Address	0xEC8D			
Register LUT0OUT6 LUT0 Output Register 6	Address	0xEC8E			
Register LUT0OUT7 LUT0 Output Register 7	Address	0xEC8F			
Register LUT1OUT0 LUT1 Output Register 0 Z	Address	0xEC98			
Register LUT1OUT1 LUT1 Output Register 1 Z	Address	0xEC99			
Register LUT1OUT2 LUT1 Output Register 2	Address	0xEC9A			
Register LUT1OUT3 LUT1 Output Register 3	LUT1 Output Register 3 Address				
Register LUT1OUT4 LUT1 Output Register 4	LUT1 Output Register 4 Address				
Register LUT1OUT5 LUT1 Output Register 5	Address	0xEC9D			
Register LUT1OUT6 LUT1 Output Register 6	Address	0xEC9E			
Register LUT1OUT7 LUT1 Output Register 7	Address	0xEC9F			
Bit Bit Name R/W Initial Description		Note			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	+7				
6 OUT[8xm+ R/W 0 LUT output when CMP[5:0] = 8xm+ 6]	+6				
5 OUT[$8xm+$ R/W 0 LUT output when CMP[$5:0$] = $8xm+$ 5]	+5				
4 OUT[8xm+ R/W 0 LUT output when CMP[5:0] = 8xm+ $\frac{1}{4}$	+4				
3 OUT[8xm+ R/W 0 LUT output when CMP[5:0] = 8xm+ $\frac{1}{3}$	+3				
2 OUT[8xm+ R/W 0 LUT output when CMP[5:0] = 8xm+ $\frac{1}{2}$	LUT output when CMP[5:0] = 8xm+2				
1 OUT[8xm+ R/W 0 LUT output when CMP[5:0] = 8xm+ 1]	LUT output when CMP[5:0] = 8xm+1				

30.3 Operation

The input sources of CMPLUT are the outputs of Comparator(CMP). Each CMP has two outputs for CMPLUT: direct output and noise filter (N/F) output. The input source can be selected by LUTnCR.INSEL. All input sources are direct outputs or NF outputs.

LUT provides 6-in-1-out truth table. User can be configured the output of truth table by LUTnOUTm register. OUT[x] bit of LUTnOUTm register indicates the output when the input from CMP [CMP5, CMP4, ..., CMP1, CMP0] = x. For example, in case of LUT operates as LUTn = CMP5 & CMP4 & CMP3 & CMP2 & CMP1 & CMP0, only OUT[63] should be set to 1. The remaining OUT[x] should be set to 0.

LUTn is the output of CMPLUTn. LUTn can be output to the LSI's output pin or can be used as POC input event. There are two kind of output: direct LUT output and flip flop(F/F) output synchronized with CLKCMPLUT. The LUT output is selected by LUTnCR.OUTSEL. If LUTnCR.INSEL=1 and LUTnCR.OUTSEL=1, LUTn output does not appear glitch pulse, but the output latency increases. Other setting does not expect the glitch-less output signal but the output latency can decrease.

31. Electrical Characteristics

31.1 Absolute Maximum Ratings

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Storage Temperature	Tstorage	-40		+125	°C	
Digital Power Supply	DVCCamr	-0.3		+4.0	V	
Analog Power Supply	AVCCamr	-0.3		+4.0	V	
Digital Input Voltage on 5V Tolerant Pin	DVIN5amr	-0.3		+5.5	V	
Digital Input Voltage on Non 5V Tolerant Pin	DVIN3amr	-0.3		DVCC+0.3 and < 4.0	V	
Analog Input Voltage	AVIN3amr	-0.3		AVCC+0.3 and < 4.0	V	
Output Current from Digital Pin(total)	ΣDOUTamr			58	mA	
Output Current from Analog Pin(total)	ΣIAOUTamr			32	mA	

31.2 Recommended Operating Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature	Та	-40		110	°C	
Ambient Temperature for FLASH Programming/Erasing Operation	Ta_FLASH	0		55	°C	
Digital Power Supply	DVCC	3.0	3.3	3.6	V	
Analog Power Supply	AVCC	3.0	3.3	3.6	V	

 $^{^{(1)}}$ AVCC = DVCC ± 0.3 V

31.3 Package Information

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Thomas Desistance of OEN 40	Theta J-A (QFN-40)		40		°C/W	Wind 0m/s
Thermal Resistance of QFN-40	Theta J-C (QFN-40)		20		°C/W	Wind 0m/s
Thomas Desistance of OED 64	Theta J-A (QFP-64)		55		°C/W	Wind 0m/s
Thermal Resistance of QFP-64	Theta J-C (QFP-64)		21		°C/W	Wind 0m/s

⁽¹⁾Tj (Junction Temperature) must be controlled lower than 125°C with proper operation conditions in LSI usage. The Tj is derived from power dissipation Pc, package thermal resistance ThetaJ-A and ambient temperature Ta as follows.

 $Tj = Ta + Pc \times ThetaJ-A$

31.4 Current Consumption (4)

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
DVCC Current (Active)	DICC_Active		50	90	mA	CPU 50MHz
DVCC Current (Sleep)	DICC_Sleep		45	80	mA	CPU Stops
DVCC Current (standby) ⁽¹⁾	DICC_Stby		0.06	1	mA	
DVCC Current under FLASH Programming or Erasing	DICC_FLASH		55		mA	
AVCC Current (ADC10) (2)	AICC_ADC10		1	5	mA	
AVCC Current (ADC12) (2)	AICC_ADC12		2	7	mA	
AVCC Current (DAC10) (2)	AICC_DAC10		2	5	mA	
AVCC Current (COMP) (2)	AICC_COMP		0.3	1	mA	
AVCC Current (OPAMP) (2)	AICC_OPAMP		1	4	mA	
AVCC Current (TEMP) (2)	AICC_TEMP		0.3	1	mA	
AVCC Current (standby) (3)	AICC_Stby		0.001	0.01	mA	

⁽¹⁾ Even in STBY state, internal voltage regulator ,VREF,POR and consumes power.
(2) AVCC current consumption for each module unit which is enabled.
(3) AVCC current consumption when all analog modules are disabled.

31.5 Low Voltage Detector

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Voltage detection level	Vdet		2.8		V	

31.6 Reset Operation

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
External /RES Width	tRES	10			ms	Cold Start
		1			μs	Hot Start
Internal POR Detect Voltage (DVCC)	VPOR			2.75	V	
Internal POR Detect Hysteresis Voltage	VPOR_hys		110		mV	

31.7 Clock Operation

Item	Symbol	Min.	Тур.	Max.	Unit	Note
External XTAL Oscillation Stabling Time	tXTAL	5			ms	XTAL =12.5MHz
Internal IRC Oscillation Stabling Time	tIRC	100			μs	
Internal IRC Oscillation	fIRC	9.7	10	10.3	MHz	Ta=-20~100°C
Frequency	IIKC	9.3	10	10.7	MHz	Ta=-40~110°C
PLL1/2 Oscillation Stabling Time	tPLL_OSC		100		μs	
Input Clock(XTALIN) Frequency	fCLK_IN	8		12.5	MHz	

⁽⁴⁾ Not including external load.

31.8 10 bit ADC

Item	Symbol	Тур.	Unit	Notes
Resolution	BIT_ADC10	10	bit	
Input Voltage Range	VIN_ADC10	AVSS — AVCC	V	
Conversion Speed (Sampling Time + Conversion Time)	fCONV_ADC10	4	MSPS	
Integral Non Linearity Error	INL_ADC10	±3.5	LSB	
Differential Non Linearity Error	DNL_ADC10	±3.5	LSB	
Zero Scale Error	ZS_ADC10	±4	LSB	
Full Scale Error	FS_ADC10	±4	LSB	
Absolute Error	ABS_ADC10	±4	LSB	

⁽¹⁾Condition: Impedance of Source (Rout_ADC10) \le 200 Ohm

31.9 12 bit ADC

Item	Symbol	Тур.	Unit	Notes
Resolution	BIT_ADC12	12	bit	
Input Voltage Range	VIN_ADC12	AVSS — AVCC	V	
Conversion Speed (Sampling Time + Conversion Time)	fCONV_ADC12	1	MSPS	
Integral Non Linearity Error	INL_ADC12	±4	LSB	
Differential Non Linearity Error	DNL_ADC12	±4	LSB	
Zero Scale Error	ZS_ADC12	±6	LSB	
Full Scale Error	FS_ADC12	±6	LSB	
Absolute Error	ABS_ADC12	±8	LSB	

⁽¹⁾ Condition: Impedance of Source (Rout_ADC12) \le 3000 Ohm

31.10 10 bit DAC

Item	Symbol	Тур.	Unit	Notes
Resolution	BIT_DAC10	10	bit	
Output Voltage Range	VOUT_DAC10	(AVSS+0.2) — (AVCC-0.3)	V	
Output Settling Time	tCONV_DAC10	10	μs	
Output Current ⁽¹⁾	Iout_DAC10	0.2	mA	
Output Load	Cout_DAC10	50	pF	
Integral Non Linearity Error	INL_DAC10	±5	LSB	
Differential Non Linearity Error	DNL_DAC10	±2.5	LSB	
Zero Scale Error	ZS_DAC10	±5	LSB	
Full Scale Error	FS_DAC10	±10	LSB	
Absolute Error	ABS_DAC10	±10	LSB	

⁽¹⁾When steady current flows, the accuracy is deteriorated by resistance in the analog switch.

31.11 OPAMP

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Input Common Mode Voltage Range	VCM_OPAMP	AVSS+0.4		AVCC-0.5	V	
Output Voltage Range	VOUT_OPAMP	AVSS		AVCC-0.1	V	
Vin Offset	Voffset_OPAMP		±3		mV	
Output Current ⁽¹⁾	IOUT_OPAMP		±1		mA	
CMRR	CMRR_OPAMP		70		dB	
PSRR	PSRR_OPAMP		50		dB	
Output Noise	ON_OPAMP		45		μVrms	1k~1GHz
Open Gain	GAIN_OPAMP		80		dB	
Gain Band Width	GBW_OPAMP		20		MHz	
Slew Rate	SR_OPAMP		15		V/µs	

⁽¹⁾When steady current flows, the accuracy is deteriorated by resistance in the analog switch.

31.12 Comparator

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Input Common Mode Voltage Range	VCM_COMP	AVSS+0.5		AVCC-0.5	V	
Hysteresis ⁽¹⁾	VIN_hys	20		120	mV	
Response Time ⁽²⁾	tRESP_COMP			20	ns	

⁽¹⁾ Figure 31-1 shows the hysteresis characteristics. (2) Figure 31-2 shows the Measurement condition.




Figure 31-1 Comparator Hysteresis




Figure 31-2 Comparator Timing Chart

31.13 Voltage Reference

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Output Voltage	VREF		1.20		V	

31.14 Temperature Sensor

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Output Voltage (Tj=25°C)	VTEMP		1.52		V	
Temperature slope	dTEMP		4.8		mV/°C	
Settling Time	tTEMP			2	ms	from Enabling

31.15 Analog GND

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Output Voltage	VAGND	typ-0.03	AVCCx0.5	Typ+0.03	V	

31.16 Digital I/O DC Spec

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Input Voltage High Level	VIH	2.0			V	
Input Voltage Low Level	VIL			0.8	V	
Input Voltage High Level (Schmitt)	VIH_S	2.0			V	
Input Voltage Low Level (Schmitt)	VIL_S			0.8	V	
Hysteresis for Schmitt	Vhys_S		0.05		V	
Pull Up Register	Rpup	20	60	100	kohm	
Pull Down Register	Rpdown	20	90	200	kohm	
Input Leak Current	IL	-2	±1	+2	μΑ	
Input Capacitance (except ANEX0-15)	CIN			20	pF	
Input Capacitance(ANEX0-15)	CIN			30	pF	
Output Voltage High Level (4mA)	VOH4	2.4			V	Ioh = 4 mA
Output Voltage Low Level (4mA)	VOL4			0.4	V	Iol = 4 mA
Output Voltage High Level (16mA)	VOH16	VCC-0.7			V	Ioh = 16 mA
Output Voltage Low Level (16mA)	VOL16			0.4	V	Iol = 16 mA

31.17 Digital I/O AC Spec

31.17.1 Timing of PWM

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Rise Time of PWM terminal (GPIO10-17)	tr		2.0		ns	C=30pF VOH=DVCC×0.7 VOL=DVCC×0.3
Fall Time of PWM terminal (GPIO10-17)	tf		2.0		ns	C=30pF VOH=DVCC×0.7 VOL=DVCC×0.3

31.17.2 Timing of SPI

(1) Master Mode

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
SCK Period	tSCK	80			ns	C=50pF
SO Output Delay	tdSPI	0		10	ns	C=50pF
SI Hold	tHLSPI	-3			ns	
SI Setup	tSUSPI	13			ns	

(2) Slave Mode

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
SCK Period	tSCK	80			ns	
SO Output Delay	tdSPI	4		15	ns	C=50pF
SI Hold	tHLSPI	5			ns	
SI Setup	tSUSPI	5			ns	




Figure 31-3 SPI Timing (MODE0,3)




Figure 31-4 SPI Timing (MODE 1,2)

31.17.3 Timing of I2C

(1) Normal Mode

]	Item	Symbol	Min.	Тур.	Max.	Unit	Notes
SCL clock frequen	SCL clock frequency				100	kHz	
hold time (repeated START condition	1)	tHD:STA	4.0			μs	
LOW period of the	SCL clock	tLOWI2C	4.7			μs	
HIGH period of the	e SCL clock	tHIGHI2C	4.0			μs	
set-up time for a re START condition	peated	tSU:STA	4.7			μs	
data hold Time	CBUS compatible masters	tHD:DAT	5.0			μs	
	I2C-bus devices		0			, ,	
data set-up time		tSU:DAT	250			ns	
rise time of both Sl	DA and SCL signals	tRI2C			1000	ns	
fall time of both SI	OA and SCL signals	tFI2C			300	ns	
set-up time for STO	OP condition	tSU:STO	4.0			μs	
bus free time betwee and START condit		tBUFI2C	4.7			μs	
capacitive load for	each bus line	Cb			400	pF	
noise margin at the	VnL	0.1× DVCC			V		
noise margin at the	VnH	0.2× DVCC			V		
pulse width of spik suppressed by the i		tSPI2C	-		-	ns	

(2) Fast Mode

I	tem	Symbol	Min.	Тур.	Max.	Unit	Notes
SCL clock frequence	су	fSCL	0		400	kHz	
hold time (repeated) START condition	tHD:STA	0.6			μs	
LOW period of the	SCL clock	tLOWI2C	1.3			μs	
HIGH period of the	SCL clock	tHIGHI2C	0.6			μs	
set-up time for a rep condition	peated START	tSU:STA	0.6			μs	
data hold time	CBUS compatible		0		3.45	μs	
	I2C-bus devices		0		0.9	•	
data set-up time		tSU:DAT	100			ns	
rise time of both SI	OA and SCL signals	tRI2C	20+ 0.1Cb		300	ns	
fall time of both SD	A and SCL signals	tFI2C	20+ 0.1Cb		300	ns	
set-up time for STC	OP condition	tSU:STO	0.6			μs	
bus free time between and START condition		tBUFI2C	1.3			μs	
capacitive load for	each bus line	Cb			400	pF	
noise margin at the	VnL	0.1× DVCC			V		
noise margin at the	VnH	0.2× DVCC			V		
pulse width of spike suppressed by the in		tSPI2C	0		50	ns	




Figure 31-5 I2C timing

32. Packaging information

32.1 QFN40_PKG_dimensional outline drawing




Figure 32-1 QFN40_PKG_dimensional outline drawing

Note: After mounting, Excessive Stress on the device should not be added to prevent Characteristic Change.

32.2 LQFP64_PKG_dimensional outline drawing




Figure 32-2 LQFP64_PKG_dimensional outline drawing

Note: After mounting, Excessive Stress on the device should not be added to prevent Characteristic Change.

IMPORTANT NOTES

- The contents in this document are subject to changes, for improvement and other purposes, without notice. Make sure that this is the latest revision of the document before use.
- If certain products and technologies in this document (i.e. those cargos and technologies subject to security trade control based on the Foreign Exchange and Foreign Trade Control Law) are to be exported or taken overseas from Japan, the permission of the Japanese government is required.
- When using the information in this document, no license is granted for guarantees or concessions of rights such as patents, copyrights, trademarks, or other intellectual property rights of any third party, or of Sanken.
- Application examples and operation examples described in this document are shown only as reference of the usage of the products. Sanken assumes no responsibility for any infringement of industrial property rights, intellectual property, or any other rights of Sanken or any third party, which may result from its use.
- Unless otherwise agreed in writing by Sanken, Sanken makes no warranties of any kind, whether express or implied, as to the products, including product merchantability, and fitness for a particular purpose and special environment, and the information, including its accuracy, usefulness, and reliability, included in this document.
- Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable. Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to the society due to device failure or malfunction.
- Sanken products listed in this document are designed and intended for the use as components in general purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.).
 - When considering the use of Sanken products in the applications where higher reliability is required (transportation equipment and its control systems, traffic signal control systems or equipment, fire/crime alarm systems, various safety devices, etc.), and whenever long life expectancy is required even in general purpose electronic equipment or apparatus, please contact your nearest Sanken sales representative to discuss, prior to the use of the products herein.
 - The use of Sanken products without the written consent of Sanken in the applications where extremely high reliability is required (aerospace equipment, nuclear power control systems, life support systems, etc.) is strictly prohibited.
- When using the products specified herein by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the products, please duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Anti radioactive ray design is not considered for the products listed herein.
- Sanken assumes no responsibility for any troubles, such as dropping products caused during transportation out of Sanken's distribution network.
- The contents in this document must not be transcribed or copied without Sanken's written consent.

注意書き

- ◆ 本書に記載している内容は、改良などにより予告なく変更することがあります。 ご使用の際には、最新の情報であることを確認してください。
- ◆ 本書に記載している製品及び技術のうち「外国為替及び外国貿易法」に基づき安全保障貿易管理関連貨物・ 技術に該当するものを輸出する場合、または国外に持ち出す場合は日本国政府の許可が必要です。
- 本書に記載している情報の使用に際して、弊社もしくは第三者の特許権、著作権、商標権、その他の知的所 有権等の権利に対する保証または実施権の許諾を行うものではありません。
- 本書に記載している動作例および回路例などは、使用上の参考として示したもので、これらに起因する弊社も しくは第三者の工業所有権、知的所有権、その他の権利の侵害問題について弊社は一切責任を負いま せん。
- 弊社の合意がない限り、弊社は、本書に含まれる本製品(商品適性および特定目的または特別環境に対する 適合性を含む)ならびに情報(正確性、有用性、信頼性を含む)について、明示的か黙示的かを問わず、いか なる保証もしておりません。
- 弊社は品質、信頼性の向上に努めていますが、半導体製品では、ある確率での欠陥、故障の発生は避けられません。製品の故障により結果として、人身事故、火災事故、社会的な損害などが発生しないよう、使用者の責任において、装置やシステム上で十分な安全設計および確認を行ってください。
- ◆ 本書に記載している製品は、一般電子機器(家電製品、事務機器、通信端末機器、計測機器など)に使用することを意図しております。
 - 高い信頼性を要求する装置(輸送機器とその制御装置、交通信号制御装置、防災・防火装置、各種安全装置など)への使用を検討、および一般電子機器であっても長寿命を要求する場合は、必ず弊社販売窓口へ相談してください。
 - 極めて高い信頼性を要求する装置(航空宇宙機器、原子力制御、生命維持のための医療機器など)には、弊社の文書による合意がない限り使用しないでください。
- 本書に記載している製品の使用にあたり、本書に記載している製品に他の製品・部材を組み合わせる場合、 あるいはこれらの製品に物理的、化学的、その他何らかの加工・処理を施す場合には、使用者の責任においてそのリスクを検討の上行ってください。
- 本書に記載している製品は耐放射線設計をしておりません。
- 弊社物流網以外での輸送、製品落下などによるトラブルについて、弊社は一切責任を負いません。
- ◆ 本書に記載している内容を、文書による弊社の承諾なしに転記・複製することを禁じます。

Revision History

Note: Page numbers for previous revisions may differ from page numbers in current version.

MD6602 Revisions

No.	Rev.	Page	Chapter	Revision details
1	0.0	-	-	First version.
2	0.1	31	Electric Characteristics	Added Chapter No. 31 Electric Characteristics.
3	1.0	1-1	Product Overview	Modified Update Rate of High Precision 10bit DAC.
				Item: (old) >> (new)
				Update Rate: (T.B.D) >> (0.1MSPS)
4	1.0	1-1	Product Overview	Deleted "Rail to Rail Input/Output" of Operational
				Amplifier (OPAMP).
5	1.0	1-3	Product Overview	Deleted LQFP-44 Package of Section 1.4 Ordering
				Information.
6	1.0	3-1	Pin Description	Deleted Figure Pin Arrangement for LQFP-44.
7	1.0	3-2,3-3,3-4	Pin Description	Deleted LQFP-44 Package of Section 3.2 Signal
				Description.
8	1.0	5-6	Clock System	Modified (3) of Section 5.4 Low Power Mode.
				Deleted the sentence:
				"Physically, GOTOLPM bit is 1 during Low Power
				Mode until waking up. Read the value of GPTOLPM
				corresponding to SLEEP STBY."
9	1.0	7-3	Register Mapping	Modified Table 7-3 Peripherals on SFR Bus (Only DSAC
				accesses).
				Item: (old) >> (new)
				Address column: (88) >> (08)
				Address column: (90) >> (10)
				Address column: (98) >> (18)
10	1.0	7-3	Register Mapping	Added Notes of 16bit SFR access with CPU.
11	1.0	8-1	GPIO	Added The following explanation.
				If the direction of the signal pin is output, the pull up
				or pull down is forcibly OFF regardless of pull
				up/down register (PPU/PPD).
12	1.0	8-1,8-2	GPIO	Modified Figure 8-1 GPIO/PIN Structures.

No.	Rev.	Page	Chapter	Revision details
13	1.0	8-3,8-4	GPIO	Modified Table 8-1 GPIO Registers.
				Deleted From Symbol PDR0 to PDR3.
				Deleted From Symbol PIF0 to PIF3.
14	1.0	8-7	GPIO	Modified Section 8.2.5 Pin Function Select for GPIOn
				(PFSn) (n=2-3).
				Deleted Register PFS1.
15	1.0	8-8	GPIO	Modifed Section 8.2.7 Pin Function Select for GPIO5
				(PFS5).
				Item: (old) >> (new)
				Bit1:(PF1) >> (Reserved)
				Bit0:(PF0) >> (Reserved)
16	1.0	8-25	GPIO	Added Section 8.3.2 Reading the PDRx register after
				writing.
17	1.0	8-25	GPIO	Added Section 8.3.3 Pin function setting for GPIO14,
				GPIO15, GPIO16 or GPIO17.
18	1.0	10-2	Interrupt Controller	Modified Table 10-2 Interrrupt Vectors.
				Item: (old) >> (new)
				VectorNo.13:(PWM0A Interrupt)
				>> (PWM0 Interrupt 0)
				VectorNo.14:(PWM0B Interrupt)
				>> (PWM0 Interrupt 1)
				VectorNo.15:(PWM1A Interrupt)
				>> (PWM1Interrupt 0)
				VectorNo.16:(PWM1B Interrupt)
				>> (PWM1Interrupt 1)
				VectorNo.17:(PWM2A Interrupt)
				>> (PWM2Interrupt 0)
				VectorNo.18:(PWM2B Interrupt)
				>> (PWM2Interrupt 1)
				VectorNo.19:(PWM3A Interrupt)
				>> (PWM3Interrupt 0)
				VectorNo.20:(PWM3B Interrupt)
				>> (PWM3Interrupt 1)
19	1.0	11-16	DSAC(Direct SFR	Added Section 11.6.2 Limitation in case when DSAC
			Access Controller)	transfer data size is 8bits

No.	Rev.	Page	Chapter	Revision details
20	1.0	12-1	FLASH Memory Control	Modified Table 12-1 Feature of FLC.
				Item: (old) >> (new)
				Main block Size:(32KB(4Kword x 32bit))
				>> (32KB(8Kword x 32bit))
21	1.0	12-3	FLASH Memory Control	Modified Information block location of Figure 12-2
				Flash memory mat structure.
				Item: (old) >> (new)
				Start location:(0x9000) >> (0xA000)
				End location:(0x93FF) >> (0xA3FF)
22	1.0	12-4	FLASH Memory Control	Modified Table 12-2 List of Registers.
				Item: (old) >> (new)
				FMRPD1:(Flash Memory Row Program Data0 register)
				>> (Flash Memory Row Program Data1 register)
				FMRPD2:(Flash Memory Row Program Data0 register)
				>> (Flash Memory Row Program Data2 register)
				FMRPD3:(Flash Memory Row Program Data0 register)
				>> (Flash Memory Row Program Data3 register)
23	1.0	12-10	FLASH Memory Control	Modified In protect level2(2) of Section 12.4.1
				Instruction fetch.
				Item: (old) >> (new)
				(2):(located 0x8000-0xFFFF)
				>> (located 0x8000-0x8FFF, 0x9400-0x9FFF or
				0xA400-0xFFFF(0x8000-0xFFFF except
				flash area))
24	1.0	13-13,13-14	Tiny DSP	Modified Table 13-4 XBUS Registers.
		13-15,13-16		Deleted From Symbol DSP0_R0_L to DSP0_R7_H.
				Deleted From Symbol DSP1_R0_L to DSP1_R7_H.
25	1.0	13-17	Tiny DSP	Added Figure 13-9 SER.
26	1.0	13-32	Tiny DSP	Added Section 13.11.2 Prohibition of rewriting
				Arguments in executing the DIV instruction.
27	1.0	14-8	High-Resolution PWM	Added Section 14.5.1.1 Direct Mode.
28	1.0	14-8	High-Resolution PWM	Added Section 14.5.1.2 Buffer Mode(PWM Mode 0,1).
29	1.0	14-9	High-Resolution PWM	Added Section 14.5.1.3 Direct Mode(PWM Mode 2,3).

No.	Rev.	Page	Chapter	Revision details
30	1.0	14-26	High-Resolution PWM	Modified Table 14-4 Events for Re-trigger.
				Item:(old) >> (new)
				No.22:(Event Positive Edge Signal from GPIO6)
				>> (reserved)
				No.:(26-31) >> (25-31).
31	1.0	14-43	High-Resolution PWM	Modified Section 14.12.10 PWMnACSTS(n=0~3)) .
				Item:(old) >> (new)
				Bit0:(0: Not accessing a SFR)
				>> (0: Not accessing a XBUS register)
32	1.0	14-40	High-Resolution PWM	Modified Section 14.12.7 PWMnINTS0/1(n=0~3).
				Item:(old) >> (new)
				Register:(PWM1INTS1) >> (PWM2INTS1)
				Register:(PWM2INTS1) >> (PWM3INTS1)
33	1.0	14-59	High-Resolution PWM	Added Section 14.13 Example to configure PWM.
34	1.0	19-1	UART	Modified Data Length of Table 19-1 Feature of UART.
				Item:(old) >> (new)
				Data Length:(7,8or9bit) >> (5,6,7or8bit)
35	1.0	19-5	UART	Modified Value of Bit7-6(Table 19.3.4 FIFO Control
				Register (FCR)).
				Item:(old) >> (new)
				$R/W:(W) \gg (RW)$
				Initial:(1) >> (11)
36	1.0	28-2	POC	Modified Section 28.2.1 POCCRn (POC Control
				Register). The function of DISH and DISL was newly
				added.
				Item:(old) >> (new)
				Bit Name of Bit5:(reserved) >> (DISH)
				Bit Name of Bit6:(reserved) >> (DISL)
37	1.0	28-4	POC	Added The following explanation.
				If corresponding pull down is enabled
				(corresponding bit of PPD1 register), the
				corresponding PWM pin becomes pull down
				instead of Hi-z when POC cuts off the pin
				output."

No.	Rev.	Page	Chapter	Revision details
38	1.0	31-1	Electric Characteristics	Modified Table 31.2 Recommended Operating
				Conditions.
				Item:(old) >> (new)
				Max of Ambient Temperature:(85) >> (110)
39	1.0	31-2	Electric Characteristics	Modified Section 31.6 Reset Operation.
				Item:(old) >> (new)
				Max of VPOR:(2.7) >> (2.75)
40	1.0	31-2	Electric Characteristics	Modified Section 31.7 Clock Operation.
				1)tXTAL
				Item:(old) >> (new)
				Min of tXTAL:(10) >> (5)
				2)fIRC
				The specification of fIRC was classified by ambient
				temperature.
				[Ta=-20~100]: 9.7(Min),10(Typ),10.3(Max).
				[Ta=-40~110]: 9.3(Min),10(Typ),10.7(Max).
41	1.0	31-4	Electric Characteristics	Modified Section 31.11 OPAMP.
				Item:(old) >> (new)
				Item:(Input Voltage Range) >> (Input Common Mode
				Voltage Range)
42	1.0	31-4	Electric Characteristics	Modified Section 31.12 Comparator.
				Item:(old) >> (new)
				Item:(Input Voltage Range) >> (Input Common Mode
				Voltage Range)
43	1.0	31-6	Electric Characteristics	Added Pull Down Register of Table 31.16 Digital I/O DC
				Spec).
44	1.0	31-7	Electric Characteristics	Added notes(C=50pF) of (1)Slave Mode(Section 31.17.2
				Timing of SPI).
45	1.0	31-7	Electric Characteristics	Added notes(C=50pF) of (2)Slave Mode(Section 31.17.2
				Timing of SPI).
46	1.0	32-1	Packaging information	Deleted LQFP44_PKG_dimensional outline drawing.