Presettable Divide-By-N Counter

The MC14018B contains five Johnson counter stages which are asynchronously presettable and resettable. The counters are synchronous, and increment on the positive going edge of the clock.

Presetting is accomplished by a logic 1 on the preset enable input. Data on the Jam inputs will then be transferred to their respective \overline{Q} outputs (inverted). A logic 1 on the reset input will cause all \overline{Q} outputs to go to a logic 1 state.

Division by any number from 2 to 10 can be accomplished by connecting appropriate \overline{Q} outputs to the data input, as shown in the Function Selection table. Anti-lock gating is included in the MC14018B to assure proper counting sequence.

Features

- Fully Static Operation
- Schmitt Trigger on Clock Input
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4018B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	–0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
PD	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com




D SUFFIX CASE 751B

PIN ASSIGNMENT

D _{in} [1●	16	VDD
JAM 1 [2	15] R
JAM 2 [3	14	lс
<u>Q</u> 2 [4	13] Q 5
<u>Q</u> 1 [5	12] JAM 5
<u>Q</u> 3 [6	11] Q 4
ЈАМ З [7	10] PE
V _{SS} [8	9] JAM 4

MARKING DIAGRAM



FUNCTIONAL TRUTH TABLE

Clock	Reset	Preset Enable	Jam Input	Qn
\sim	0	0	Х	Qn
_	0	0	Х	D _n *
Х	0	1	0	1
Х	0	1	1	0
Х	1	Х	Х	1

D_n is the Data input for that stage. Stage 1 has Data brought out to Pin 1.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				-55	5°C	25°C			125°C		
Characteristic		Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage $V_{in} = V_{DD} \text{ or } 0$	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	_ _ _	Vdc
$\label{eq:VO} \begin{array}{l} \mbox{Input Voltage} \\ (V_O = 4.5 \mbox{ or } 0.5 \mbox{ Vdc}) \\ (V_O = 9.0 \mbox{ or } 1.0 \mbox{ Vdc}) \\ (V_O = 13.5 \mbox{ or } 1.5 \mbox{ Vdc}) \end{array}$	"0" Level	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$(V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 4.6 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \ \text{Vdc}) \end{array}$	Source	I _{OH}	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - -	mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		l _{in}	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	_	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current (Notes 3 & 4) (Dynamic plus Quiescent, Per Package) ($C_L = 50 \text{ pF}$ on all outputs, all buffers switching)		I _T	5.0 10 15			$I_{T} = (0)$	0.3 μΑ/kHz) f 0.7 μΑ/kHz) f 1.0 μΑ/kHz) f	+ I _{DD} + I _{DD}			μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 Data labelled "Typ" is not to be used for design purposes out is into
The formulas given are for the typical characteristics only at 25°C.
To calculate total supply current at loads other than 50 pF: Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$

where: I_T is in μA (per package), C_L in pF, V = ($V_{DD} - V_{SS}$) in volts, f in kHz is input frequency, and k = 0.001.

ORDERING INFORMATION

Device	Package	Shipping [†]		
MC14018BDG	SOIC-16 (Pb-Free)	48 Units / Rail		
NLV14018BDG*	SOIC-16 (Pb-Free)	48 Units / Rail		
MC14018BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

SWITCHING CHARACTERISTICS (Note 5) (CL = 50 pF, TA = 25° C)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 6) Max		Unit	
Output Rise and Fall Time t_{TLH} , $t_{THL} = (1.35 \text{ ns/pF}) C_L + 32 \text{ ns}$ t_{TLH} , $t_{THL} = (0.6 \text{ ns/pF}) C_L + 20 \text{ ns}$ t_{TLH} , $t_{THL} = (0.4 \text{ ns/pF}) C_L + 20 \text{ ns}$	t _{TLH} , t _{THL}	5.0 10 15		100 50 40	200 100 80	ns	
Propagation Delay Time Clock to \overline{Q} t_{PLH} , t_{PHL} = (0.90 ns/pF) C _L + 265 ns t_{PLH} , t_{PHL} = (0.36 ns/pF) C _L + 102 ns t_{PLH} , t_{PHL} = (0.26 ns/pF) C _L + 72 ns	t _{PLH} , t _{PHL}	5.0 10 15		310 120 85	620 240 170	ns	
Reset to \overline{Q} $t_{PLH} = (0.90 \text{ ns/pF}) \text{ C}_{L} + 325 \text{ ns}$ $t_{PLH} = (0.36 \text{ ns/pF}) \text{ C}_{L} + 132 \text{ ns}$ $t_{PLH} = (0.26 \text{ ns/pF}) \text{ C}_{L} + 81 \text{ ns}$		5.0 10 15		370 150 100	740 300 200	ns	
Preset Enable to \overline{Q} t_{PLH} , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 325 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.36 \text{ ns/pF}) C_L + 132 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 81 \text{ ns}$		5.0 10 15	- - -	370 150 100	740 300 200	ns	
Setup Time Data (Pin 1) to Clock	t _{su}	5.0 10 15	200 100 80	0 0 0		ns	
Jam Inputs to Preset Enable		5.0 10 15	200 100 80	0 0 0		ns	
Data (Jam Inputs)-to-Preset Enable Hold Time	t _h	5.0 10 15	540 500 480	270 250 240	_ _ _	ns	
Clock Pulse Width	twн	5.0 10 15	400 200 160	200 100 80		ns	
Reset or Preset Enable Pulse Width	t _{WH}	5.0 10 15	290 130 110	145 65 55		ns	
Clock Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15		No Limit		ns	
Clock Pulse Frequency	f _{cl}	5.0 10 15	- - -	2.5 6.5 8.0	1.25 3.25 4.0	MHz	

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Switching Time Waveforms




TIMING DIAGRAM (Q5 Connected to Data Input)

FUNCTION SELECTION

FU	NCTION SE	LECTION						
Counter Mode	Connect Data Input (Pin 1) to:	Comments						
Divide by 10 Divide by 8 Divide by 6 Divide by 4 Divide by 2	Q5 Q4 Q3 Q2 Q1	No external components needed.			LO	GIC DIAGI	RAM	
Divide by 9 Divide by 7 Divide by 5 Divide by 3	$\overline{Q5} \bullet \overline{Q4}$ $\overline{Q4} \bullet \overline{Q3}$ $\overline{Q3} \bullet \overline{Q2}$ $\overline{Q2} \bullet \overline{Q1}$	Gate package needed to provide AND function. Counter Skips all 1's state		JAM 1	JAM 2 3 o V	JAM 3 7 o	JAM 4 9 0	JAM 5
	(× × • • • • • • • • • •				
	I							
	PRESET E		V _{DD} = PIN 16					
			$V_{\text{SS}} = \text{PIN 8}$	50				

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regardi

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative