

Auto SPM® Series Automotive 3-Phase IGBT Smart Power Module

FAM65V05DF1

General Description

FAM65V05DF1 is an advanced Auto SPM module providing a fully-featured high-performance auxiliary inverter output stage for hybrid and electric vehicles. These modules integrate optimized gate drive of the built-in IGBTs to minimize EMI and losses, while also providing various protection features, in a compact 12 cm² footprint.

Features

- Automotive SPM in 27 Pin DIP Package
- 650 V/50 A 3-phase IGBT Module with Low Loss IGBTs and Soft Recovery Diodes Optimized for Motor Control Applications
- Integrated Gate Drivers with Internal VS connection, Under Voltage lockout, Over-current shutdown, Temperature Sensing Unit and Fault reporting
- Electrically Isolated AlN Substrate with Low Rθjc
- Module Serialization for Full Traceability
- UL Certified No. E209204 (UL 1557)
- Pb-Free, Halid Free and RoHS Compliant
- AEC & AQG324 Qualified and PPAP Capable


Applications and Benefits

Automotive high voltage auxiliary motors such as air conditioning compressor and oil pump.

- Compact Design
- Simplified PCB Layout and Low EMI
- Simplified Assembly
- High Reliability

Related Resources


 <u>AN-8422</u> - 650 V Auto SPM Series; Automotive 3-Phase IGBT Smart Power Module User's Guide



3D Package Drawing (Click to Activate 3D Content)

ASPM27-CCA CASE MODCB

MARKING DIAGRAM



ON = **onsemi** Logo
FAM65V05DF1 = Specific Device Code
XXX = Lot Number
Y = Year
WW = Work Week

0000001

ORDERING INFORMATION

= Serial Number

See detailed ordering and shipping information on page 7 of this data sheet.

PIN CONFIGURATION




Figure 1. Pin Configuration

PIN DESCRIPTION

	(1.2) VS (1.5) VB (1.6) VS (1.6) VS	1) IN (VH) 4) VCC (H) (26) W 7) IN (WH) DBC SUBSTRATE W) 4					
PIN DESCRIPTION	Figure 1. Pin Configuration PIN DESCRIPTION Pin Number Name Description						
Pin Number	Name	Description					
1	VCC (L)	Low-side Common Bias Voltage for IC and IGBTs Driving					
2	СОМ	Common Supply Ground					
3	IN (UL)	Signal Input for Low-side U Phase					
4	IN (VL)	Signal Input for Low-side V Phase					
5	IN (WL)	Signal Input for Low-side W Phase					
6	VFO	Fault Output					
7	VTS	Output for LVIC temperature sense					
8 .	CSC	Capacitor (Low-pass Filter) for Short-Current Detection Input					
9 5	IN (UH)	Signal Input for High-side U Phase					
10	VCC (H)	High-side Common Bias Voltage for IC and IGBTs Driving					
11	VB (U)	High-side Bias Voltage for U Phase IGBT Driving					
12	VS (U)	High-side Bias Voltage Ground for U Phase IGBT Driving					
13	IN (VH)	Signal Input for High-side V Phase					
14	VCC (H)	High-side Common Bias Voltage for IC and IGBTs Driving					
15	VB (V)	High-side Bias Voltage for V Phase IGBT Driving					
16	VS (V)	High-side Bias Voltage Ground for V Phase IGBT Driving					
17	IN (WH)	Signal Input for High-side W Phase					
18	VCC (H)	High-side Common Bias Voltage for IC and IGBTs Driving					
19	VB (W)	High-side Bias Voltage for W Phase IGBT Driving					
20	VS (W)	High-side Bias Voltage Ground for W Phase IGBT Driving					
21	NU	Negative DC-Link Input for U Phase					
22	NV	Negative DC-Link Input for V Phase					

PIN DESCRIPTION (continued)

Pin Number	Name	Description	
23	NW	Negative DC-Link Input for W Phase	
24	U	Output for U Phase	
25	V	Output for V Phase	
26	W	Output for W Phase	
27	Р	Positive DC–Link Input	

INTERNAL EQUIVALENT CIRCUIT AND INPUT/OUTPUT PINS




Figure 2. Schematic

GATE DRIVERS BLOCK DIAGRAM

High Side Gate Driver (x3 Single Channel)

- Control circuit under-voltage (UV) protection
- 3.3 V/5 V CMOS/LSTTL compatible, Schmitt trigger input




Figure 3. High Side Gate Drivers (Block Diagram)

Low Side Gate Driver (x1 Monolithic Three-Channel)

- Control circuit under-voltage (UV) protection
- Short circuit protection (SC)
- Temperature sensing unit

- Fault Output
- Fault Output
 3.3 V/5 V CMOS/LSTTL compatible, Schmitt trigger




Figure 4. Low Side Gate Drivers (Block Diagram)

ARSOI LITE MAXIMUM RATINGS (T = 25°C, unless otherwise specified)

Symbol	Parameter	Conditions	Rating	Unit
NVERTER PA	\RT			
V _{PN}	Supply Voltage	Applied between P- N _U , N _V , N _W	500	V
V _{PN(Surge)}	Supply Voltage (Surge)	Applied between P- N_U , N_V , N_W dI/dt ≤ 3 A/ns	575	V
V _{CES}	Collector–Emitter Voltage at the IGBT/Diode	$T_J = 25^{\circ}C$	650	٧
±I _C	IGBT Continuous Collector Current	T _C = 100°C, T _{Jmax} = 175°C (Note 1)	50	Α
±l _{CP}	IGBT Peak Collector Pulse Current	$T_{C} = 100^{\circ}\text{C}, T_{Jmax} = 175^{\circ}\text{C}, \ V_{CC} = V_{BS} = 15 \text{ V}, \text{ less than 1 ms (Note 6)}$	150	Α
P _C	Collector Dissipation	T _C = 25°C per IGBT	333	W
TJ	Junction Temperature	IGBT/Diode	-40 ~ +175	°C
		Driver IC	−40 ~ +150	°C
CONTROL PA	RT		L'S'	
V _{CC}	Control Supply Voltage	Applied between V _{CC(H)} , V _{CC(L)} – COM	20	V
V_{BS}	High-side Control Bias Voltage	$\begin{array}{c} \text{Applied between } V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, V_{B(W)} - V_{S(W)} \end{array}$	20	٧
V _{IN}	Input Signal Voltage	Applied between IN _(UH) , IN _(VH) , IN _(WH) , IN _(UL) , IN _(VL) , IN _(WL) – COM	-0.3 ~ V _{CC} + 0.3	V
V_{FO}	Fault Output Supply Voltage	Applied between V _{FO} – COM	-0.3 ~ V _{CC} + 0.3	V
I _{FO}	Fault Output Current	Sink Current at V _{FO} Pin	5	mA
V _{SC}	Current Sensing Input Voltage	Applied between C _{SC} - COM	-0.3 ∼ V _{CC} + 0.3	V
V_{TS}	Temperature Sense Unit	20/21 JUN	-0.3 ~ 2/3 × V _{CC}	V
OTAL SYSTE	EM .	RECTACOF		
T _{STG}	Storage Temperature	COLVE	-40 ~ 125	°C
V _{ISO}	Isolation Voltage	60 Hz, Sinusoidal, AC 1 minute, Connection Pins to heat sink plate	2500	V _{rms}
T _{LEAD}	Max Lead Temperature at the Base of the Package During pcb Assembly	No remelt of internal solder joints	200	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

PACKAGE CHARACTERISTICS

Symbol	Parameter	Conditions	Тур	Max	Unit
R _{th(j-c)Q}	Junction to Case Thermal	Inverter IGBT part (per IGBT)	-	0.45	°C/W
$R_{th(j-c)F}$	Resistance (Note 2)	Inverter FWD part (per DIODE)	-	0.85	°C/W
L_σ	Package Stray Inductance	P to N _U , N _V , N _W (Note 3)	24	-	nH

^{1.} Current limited by package terminal, defined by design.

^{2.} Case temperature measured below the package at the chip center, compliant with MIL STD 883-1012.1 (single chip heating), DBC discoloration allowed, please refer to application note <u>AN-9190</u> (*Impact of DBC Oxidation on SPM Module Performance*).

3. Stray inductance per phase measured per IEC 60747-15.

ELECTRICAL CHARACTERISTICS

Syr	mbol	Parameter	Test Conditions	Min	Тур	Max	Unit
NVERTE	ER PART (T _J as specified)					
V _{CE}	E(SAT)	Collector-Emitter Leakage Current	$V_{CC} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V}$ $I_{C} = 50 \text{ A}, T_{J} = 25^{\circ}\text{C}$	-	1.65	-	V
			V _{CC} = V _{BS} = 15 V, V _{IN} = 5 V I _C = 50 A, T _J = 125°C	-	1.9	2.4	V
\	V _F	FWD Forward Voltage	V _{IN} = 0 V, I _F = 30 A, T _J = 25°C	-	2.1	-	V
			$V_{IN} = 0 \text{ V}, I_F = 30 \text{ A}, T_J = 125^{\circ}\text{C}$	-	1.9	2.5	V
HS	t _{ON}	High Side Switching Times	$V_{PN} = 300 \text{ V}, V_{CC} = V_{BS} = 15 \text{ V}$	-	0.73	-	μs
	t _{C(ON)}		$I_C = 50 \text{ A}$ $V_{IN} = 0 \text{ V} \leftrightarrow 5 \text{ V}, \text{ Ls} = 55 \text{ nH},$	-	0.12	-	
	t _{OFF}		Inductive Load T _J = 25°C (Notes 4, 5)	-	0.80	-	
	t _{C(OFF)}			1	0.14	-	
	t _{rr}				0.10	S.	
	t _{ON}	High Side Switching Times	$V_{PN} = 300 \text{ V}, V_{CC} = V_{BS} = 15 \text{ V}$	-	0.70) <u> </u>	μs
	t _{C(ON)}		$I_C = 50 \text{ A}$ $V_{IN} = 0 \text{ V} \Leftrightarrow 5 \text{ V}, \text{ Ls} = 55 \text{ nH},$		0.15	-	
	toff		Inductive Load T _{.1} = 125°C (Notes 4, 5)	(<u>-</u>)	0.87	-	
	t _{C(OFF)}			7-	0.19	-	
	trr		SOL	in	0.20	-	
LS	t _{ON}	Low Side Switching Times	$V_{PN} = 300 \text{ V}, V_{CC} = V_{BS} = 15 \text{ V}$ $I_C = 50 \text{ A}$	-\\	0.68	-	μs
	t _{C(ON)}		$V_{IN} = 0 \text{ V} \leftrightarrow 5 \text{ V}, \text{Ls} = 55 \text{ nH},$		0.20	-	
	t _{OFF}		Inductive Load T _J = 25°C (Notes 4, 5)	-	0.86	-	
	t _{C(OFF)}		MALTONIE	-	0.19	-	
	t _{rr}		CO CT -2	-	0.14	-	
	t _{ON}	Low Side Switching Times	V _{PN} = 300 V, V _{CC} = V _{BS} = 15 V I _C = 50 A	_	0.64	_	μs
	t _{C(ON)}	15	$V_{IN} = 0 V \leftrightarrow 5 V$, Ls = 55 nH,	-	0.24	-	
	t _{OFF}) CEIS EASI	Inductive Load T _J = 125°C (Notes 4, 5)	_	0.88	-	
	t _{C(OFF)}	13,05	MIL	_	0.23	-	
	trr	INCONE C		-	0.20	_	
sc	CWT	Short Circuit Withstand Time (Note 6)	$V_{CC} = V_{BS} = 15 \text{ V}, V_{PN} = 450 \text{ V},$ $T_{J} = 25^{\circ}\text{C}, \text{Non-repetitive}$	-	5	ı	μS
Ic	ES	Collector-Emitter Leakage Current for IGBT and Diode in Parallel	T _J = 25°C, V _{CE} = 650 V	-	3	-	μΑ
	-	in raidio	T _J = 125°C, V _{CE} = 650 V	-	150	1500	μА

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
CONTROL PART ($\Gamma_{\rm J} = -40^{\circ}{\rm C}$ to 150°C, unless other	wise specified, typical values specified at $T_J = 1$	25°C)			

		•	· · · · · · · · · · · · · · · · · · ·				
I _{QCCL}	Quiescent V _{CC} Supply Current	V _{CC} = 15 V, IN _(UL, VL, WL) = 0 V	V _{CC(L)} – COM	-	_	5	mA
I _{QCCH}		V _{CC} = 15 V, IN _(UH, VH, WH) = 0 V	V _{CC(H)} – COM	-	_	150	μΑ
Ірссн	Operating V _{CC} Supply Current	V _{CC(UH, VH, WH)} = 15 V f _{PWM} = 20 kHz Duty = 50%, applied to one PWM signal input for high-side	$\begin{array}{c} V_{CC(UH)} - COM \\ V_{CC(VH)} - COM \\ V_{CC(WH)} - COM \end{array}$	-	-	0.30	mA
IQCCL		V _{CC} (UH, VH, WH) = 15 V f _{PWM} = 20 kHz Duty = 50%, applied to one PWM signal input for low-side	V _{CC(L)} – COM	-		8.5	mA
I _{QBS}	Quiescent V _{BS} Supply Current	$V_{BS} = 15 \text{ V},$ $IN_{(UH, VH, WH)} = 0 \text{ V}$	$ \begin{array}{c} V_{B(U)} - V_{S(U)} \\ V_{B(V)} - V_{S(V)} \\ V_{B(W)} - V_{S(W)} \end{array} $	-	OF	150	μΑ
I _{PBS}	Operating V _{BS} Supply Current	$V_{CC} = V_{BC} = 15 \text{ V}$ $IN_{(UH, VH, WH)} = 0 \text{ V}$	$ \begin{array}{c} V_{B(U)} - V_{S(U)} \\ V_{B(V)} - V_{S(V)} \\ V_{B(W)} - V_{S(W)} \end{array} $	JEN	_	4.5	mA
V_{FOH}	Fault Output Voltage	V _{SC} = 0 V, V _{FO} Circuit: 4.3	7 k Ω to 5 V Pull-up	4.5	tr	-	V
V _{FOL}		V _{SC} = 1 V, V _{FO} Circuit: 4.7	7 k Ω to 5 V Pull-up	3 - X) <u>-</u>	0.5	V
V _{SC(ref)}	Short-Circuit Trip Level	V _{CC} = 15 V (Note 7)	C _{SC} -COM	0.45	0.52	0.59	V
UV _{CCD}	Supply Circuit Under-	Detection Level, T _J = 125°	CIL P	10.6	-	13.2	V
UV _{CCR}	Voltage Protection	Reset Level, T _J = 125°C	OriFO	11.0	-	13.8	V
UV _{BSD}		Detection Level, T _J = 125°	Ç2	10.5	-	13	V
UV _{BSR}		Reset Level, T _J = 125°C),	10.8	-	13.3	V
t _{FOD}	Fault-out Pulse Width	COPIE		-	60	-	μs
V _{TS}	LVIC Temperature Sensing Voltage Output	V _{CC(L)} = 15 V, T _{LVIC} =125	°C (Note 8)	-	2.4	-	٧
V _{IN(ON)}	ON Threshold Voltage	Applied between IN _(UH) , II	N _(VH) , IN _(WH) ,	_	2.6	3.1	٧
V _{IN(OFF)}	OFF Threshold Voltage	$N_{(UL)}$, $IN_{(VL)}$, $IN_{(WL)}$ — CC	/IVI	0.9	1.2	-	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


4. t_{ON} and t_{OFF} include the propagation delay time of the internal drive IC. t_{C(ON)} and t_{C(OFF)} are the switching times of IGBT itself under the given gate driving condition internally. Refer to Figure 6 for detailed information.

5. Stray inductance Ls is sum of stray inductance of module & setup.

- 6. Verified by design and bench-testing only.7. Short-circuit current protection is functional only for low side.
- 8. T_{LVIC} is the junction temperature of the LVIC itself.

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Shipping	
FAM65V05DF1	FAM65V05DF1	ASPM27-CCA	10 Units/Tube	






Figure 6. Switching Evaluation Circuit

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Max	Max	Unit
V _{PN}	Supply Voltage	Applied between P - N _U , N _V , N _W	_	450	500	V
V _{CC}	Control Supply Voltage	Applied between V _{CC(H)} , V _{CC(L)} – COM	13.5	15	16.5	V
V _{BS}	High-side Bias Voltage	$\begin{array}{c} \text{Applied between } V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, V_{B(W)} - V_{S(W)} \end{array}$	13.3	15	18.5	V
dV _{CC} /dt, dV _{BS} /dt	Control Supply Variation		-1	-	1	V/μs
t _{dead}	Blanking Time for Preventing Arm-short	For Each Input Signal	1.0	-	-	μs
f _{PWM}	PWM Input Signal	T _C = 125°C	-	-	20	kHz
V _{SEN}	Voltage for Current Sensing	Applied between N _U , N _V , N _W – COM (Including surge voltage)	-4	-	4	V
TJ	Junction Temperature		-40	-	150	°C

MECHANICAL CHARACTERISTICS AND RATINGS

				Limits)	
Parameter	Conditions	Conditions	Min	Тур	Max	Unit
Mounting Torque	Mounting Screw: - M3	Recommended 0.62 N·m	0.52	0.62	0.80	N⋅m
Device Flatness		1 OR	-	-	+150	μm
Weight		\$1		15	-	g





Figure 7. Flatness Measurement Position

TYPICAL INVERTER CHARACTERISTICS


100



90 | T_J = 25°C | T_J = 125°C | T_J = 150°C - - - | T_J = 150°C - | T_J = 150°C - - | T_J = 150°C - - | T_J = 150°C - | T_J = 150°C

Figure 8. Output Characteristics IGBT Inverter (Typical) $V_{CC} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V}$

Figure 9. Forward Characteristics DIODE Inverter (Typical)






Figure 10. Switching Losses IGBT Inverter High-Side (Typical) versus Collector Current

Figure 11. Switching Losses IGBT Inverter Low-Side (Typical) versus Collector Current

$$V_{CC} = V_{BS} = 15 \text{ V}$$

 $V_{IN} = 0 \text{ V} \leftrightarrow 5 \text{ V}, \text{ Ls} = 55 \text{ nH}, \text{ Inductive Load, } T_J = 125^{\circ}\text{C}$

$$V_{CC} = V_{BS} = 15 \text{ V}$$

 $V_{IN} = 0 \text{ V} \leftrightarrow 5 \text{ V}$, Ls = 55 nH, Inductive Load, $T_J = 125^{\circ}\text{C}$

TYPICAL INVERTER CHARACTERISTICS (continued)




Figure 12. Reverse Recovery Energy DIODE Inverter (Typical) versus Forward Current

$$V_{CC} = V_{BS} = 15 \text{ V}$$

$$V_{IN} = 0 \text{ V} \Leftrightarrow 5 \text{ V}, \text{ Ls} = 55 \text{ nH}, \text{ Inductive Load}, \text{ T}_{J} = 125 ^{\circ}\text{C}$$




Figure 14. Transient Thermal Impedance IGBT Inverter




Figure 13. Reverse Bias Safe Operating Area IGBT (RBSOA) Inverter

$$V_{CC} = V_{BS} = 15 \text{ V, Tj} = 150^{\circ}\text{C}$$





Figure 15. Transient Thermal Impedance DIODE Inverter


TYPICAL CONTROLLER CHARACTERISTICS



3.50 VIN(ON) — VIN(OFF) - - -3.00 2.50 £ 2.50 ≥ 2.00 1.50 1.00 0.50 -40 -10 20 50 80 110 140 TJ (°C)

Figure 16. Temperature Profile of V_{TS} (Typical)

Figure 17. Threshold Voltage versus Temperature






Figure 18. Supply Under-Voltage Protection High-Side (Typical)

Figure 19. Supply Under-Voltage Protection Low-Side (Typical)

TIMING CHART PROTECTIVE FUNCTION






Figure 20. Short-Circuit Current Protection



Step	Description
B1	Control supply voltage rises above reset voltage UV _{CCR}
B2	Normal operation. IGBT on and carrying current
В3	Control supply voltage falls below detection voltage UV _{CCD}
B4	Filtered supply voltage falls below UV _{CCD} and IGBT turns off
B5	Fault output activated (initial delay 2 μs, t _{FOD} min. 50ms)
B6	Control supply voltage rises above reset voltage UV _{CCR}
B7	IGBT "HI" input is followed after fault output duration and supply voltage rise

Figure 21. Under-Voltage Protection (Low-side)



Step	Description
C1	Control supply voltage rises above reset voltage UV _{CCR}
C2	Normal operation. IGBT on and carrying current
C3	Control supply voltage falls below detection voltage UV _{CCD}
C4	Filtered supply voltage falls below UVCCD and IGBT turns off
C5	Control supply voltage rises above reset voltage UV _{CCR}
C6	IGBT "HI" input is followed after supply voltage rise


Figure 22. Under-Voltage Protection (High-side)

SPM is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





27LD MODULE PDD STD CASE MODCB ISSUE A


DATE 30 JAN 2023



LEAD PITCH (TOLERANCE: ±0.30)







NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE DOES NOT COMPLY

TO ANY CURRENT PACKAGING STANDARD

B) ALL DIMENSIONS ARE IN MILLIMETERS.

C) DIMENSIONS ARE EXCLUSIVE OF BURRS,

MOLD FLASH, AND TIE BAR EXTRUSIONS.

D) () IS REFERENCE

DOCUMENT NUMBER:	98AON13500G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	27LD MODULE PDD STD		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

