

DAC5662A Dual, 12-BIT 275 MSPS Digital-to-Analog Converter

1 Features

- 12-Bit Dual transmit DAC
- 275 MSPS update rate
- Single supply: 3 V - 3.6 V
- High SFDR: 85 dBc at 5 MHz
- High IMD3: 78 dBc at 15.1 and 16.1 MHz
- WCDMA ACLR: 70 dB at 30.72 MHz
- Independent or single resistor gain control
- Dual or interleaved data
- On-chip 1.2-V reference
- Low power: 330 mW
- Power-down mode: 15 mW
- Package: 48-pin TQFP

2 Applications

- Cellular base transceiver station transmit channel
 - CDMA: W-CDMA, CDMA2000, IS-95
 - TDMA: GSM, IS-136, EDGE/UWC-136
- [Medical](#), test instrumentation
- [Arbitrary waveform generators \(AWG\)](#)
- Direct digital synthesis (DDS)
- Cable modem termination system (CMTS)

3 Description

The DAC5662A is a monolithic, dual-channel 12-bit high-speed digital-to-analog converter (DAC) with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5662A offers exceptional dynamic performance and tight-gain and offset matching, characteristics that make it suitable in either I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance differential current output, suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5662A has two 12-bit parallel input ports with separate clocks and data latches. For flexibility, the DAC5662A also supports multiplexed data for each DAC on one port when operating in the interleaved mode.


The DAC5662A has been specifically designed for a differential transformer coupled output with a 50-Ω doubly terminated load. For a 20-mA full-scale output current a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (-2 dBm output power) are supported.

The DAC5662A is available in a 48-pin thin quad FlatPack (TQFP). Pin compatibility between family members provides 12-bit (DAC5662A) and 14-bit (DAC5672) resolution. Furthermore, the DAC5662A is pin compatible to the DAC2902 and AD9765 dual DACs. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
DAC5662A	TQFP	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram



Table of Contents

1 Features	1	8.2 Functional Block Diagram.....	15
2 Applications	1	8.3 Feature Description.....	16
3 Description	1	8.4 Device Functional Modes.....	20
4 Revision History	2	9 Application and Implementation	21
5 Pin Configurations and Functions	3	9.1 Application Information.....	21
6 Specifications	4	9.2 Typical Application.....	21
6.1 Absolute Maximum Ratings.....	4	10 Power Supply Recommendations	22
6.2 ESD Ratings.....	4	11 Layout	23
6.3 Recommended Operating Conditions.....	4	11.1 Layout Guidelines.....	23
6.4 Thermal Resistance Characteristics.....	5	11.2 Layout Example.....	23
6.5 Electrical Characteristics.....	5	12 Device and Documentation Support	27
6.6 Electrical Characteristics.....	6	12.1 Documentation Support.....	27
6.7 Electrical Characteristics, AC.....	7	12.2 Receiving Notification of Documentation Updates.....	27
6.8 Electrical Characteristics, DC.....	8	12.3 Support Resources.....	27
6.9 Switching Characteristics.....	8	12.4 Trademarks.....	27
6.10 Typical Characteristics.....	9	12.5 Electrostatic Discharge Caution.....	27
7 Parameter Measurement Information	12	12.6 Glossary.....	27
7.1 Digital Inputs and Timing.....	12	13 Mechanical, Packaging, and Orderable Information	28
8 Detailed Description	15		
8.1 Overview.....	15		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (October 2020) to Revision D (November 2021)	Page
• Changed the device number to DAC5662A in the <i>Device Information</i> table.....	1
• Changed 10-bit DAC to 12-bit DAC in the <i>Functional Block Diagram</i>	1
• Changed 10-bit DAC to 12-bit DAC in the <i>Functional Block Diagram</i>	15
Changes from Revision B (December 2010) to Revision C (October 2020)	Page
• Added Device Information table, ESD Ratings table, Thermal Resistance Characteristics table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.....	1
Changes from Revision A (May 2009) to Revision B (December 2010)	Page
• Changed the font for Greek μ symbols in the Digital Input section of the Elec Char table (UNIT column) to μ symbols recognized by the PDF formatter.....	8
Changes from Revision * (September 2007) to Revision A (May 2009)	Page
• Added Internal pulldown.....	3
• Added GSET.....	4
• Added The pullup and pulldown circuitry is approximately equivalent to 100k Ω	12
• Added Added resistor values.....	12
• Added Added resistor values.....	12

5 Pin Configurations and Functions




Table 5-1. Pin Functions

Pin		I/O	DESCRIPTION
NAME	NO.		
AGND	38	I	Analog ground
AVDD	47	I	Analog supply voltage
BIASJ_A	44	O	Full-scale output current bias for DACA
BIASJ_B	41	O	Full-scale output current bias for DACB
CLKA/CLKIQ	18	I	Clock input for DACA, CLKIQ in interleaved mode.
CLKB/RESETIQ	19	I	Clock input for DACB, RESETIQ in interleaved mode.
DA[11:0]	1-12	I	Data port A. DA11 is MSB and DA0 is LSB. Internal pulldown.
DB[11:0]	23-34	I	Data port B. DB11 is MSB and DB0 is LSB. Internal pulldown.
DGND	15, 21	I	Digital ground
DVDD	16, 22	I	Digital supply voltage
EXTIO	43	I/O	Internal reference output (bypass with 0.1 μ F to AGND) or external reference input.
GSET	42	I	Gain-setting mode: H - 1 resistor, L - 2 resistors. Internal pullup.
IOUTA1	46	O	DACA current output. Full-scale with all bits of DA high.
IOUTA2	45	O	DACA complementary current output. Full-scale with all bits of DA low.
IOUTB1	39	O	DACB current output. Full-scale with all bits of DB high.
IOUTB2	40	O	DACB complementary current output. Full-scale with all bits of DB low.
MODE	48	I	Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.
NC	13, 14, 35, 36	-	No connection
SLEEP	37	I	Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown.
WRTA/WRTIQ	17	I	Input write signal for PORT A (WRTIQ in interleaving mode).
WRTB/SELECTIQ	20	I	Input write signal for PORT B (SELECTIQ in interleaving mode).

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range	AVDD ⁽²⁾	-0.5	4	V
	DVDD ⁽³⁾	-0.5	4	V
Voltage between AGND and DGND		-0.5	0.5	V
Voltage between AVDD and DVDD		-4	4	V
Supply voltage range	DA[11:0] and DB[11:0] ⁽³⁾	-0.5	DVDD + 0.5	V
	MODE, SLEEP, CLKA, CLKB, WRTA, WRTB ⁽³⁾	-0.5	DVDD + 0.5	V
	IOUTA1, IOUTA2, IOUTB1, IOUTB2 ⁽²⁾	-1	AVDD + 0.5	V
	EXTIO, BIASJ_A, BIASJ_B, GSET ⁽²⁾	-0.5	AVDD + 0.5	V
Peak input current (any input)			20	mA
Peak total input current (all inputs)			-30	mA
Operating free-air temperature range		-40	85	°C
Storage temperature range		-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Measured with respect to AGND.
- (3) Measured with respect to DGND.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supplies					
AVDD		3	3.3	3.6	V
DVDD		3	3.3	3.6	V
I _(AVDD)	Analog supply current		75	90	mA
I _(DVDD)	Digital supply current		25	38	mA
Analog Output					
I _{O(FS)}	Full-scale output current	2		20	mA
	Output voltage compliance range	-1		1.25	V
Clock Interface (CLK, CLKC)					
CLKINPUT	Frequency			275	MHz

6.4 Thermal Resistance Characteristics

THERMAL METRIC ⁽¹⁾		DAC5662A	UNIT
		TQFP (PFB)	
		48-Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	16.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	28.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{(OUTFS)} = 20$ mA, independent gain set mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Specifications						
Resolution			12			Bits
DC Accuracy ⁽¹⁾						
INL	Integral nonlinearity	1 LSB = I _(OUTFS) /2 ¹² , T _A = 25°C	-2	±0.3	2	LSB
DNL	Differential nonlinearity		-2	±0.2	2	LSB
Analog Output						
Offset error			0.03			%FSR
Gain error		With external reference	±0.25			%FSR
		With internal reference	±0.5			%FSR
Minimum full-scale output current ⁽²⁾			2			mA
Maximum full-scale output current ⁽²⁾			20			mA
Gain mismatch		With internal reference	-2	0.07	+2	%FSR
Output voltage compliance range ⁽³⁾			-1	1.25		V
R _O	Output resistance		300			kΩ
C _O	Output capacitance		5			pF
Reference Output						
Reference voltage			1.14	1.2	1.26	V
Reference output current ⁽⁴⁾			100			nA
Reference Input						
V _(EXTIO)	Input voltage		0.1	1.25		V
R _I	Input resistance		1			MΩ
Small signal bandwidth			300			kHz
C _I	Input capacitance		100			pF
Temperature Coefficients						
Offset drift			0			ppm of FSR/°C
Gain drift		With external reference	±50			ppm of FSR/°C
		With internal reference	±50			ppm of FSR/°C

6.5 Electrical Characteristics (continued)

over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{(OUTFS)} = 20$ mA, independent gain set mode (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference voltage drift			±20		ppm/°C

- (1) Measured differentially through 50 Ω to AGND.
- (2) Nominal full-scale current, $I_{(OUTFS)}$, equals 32x the IBIAS current.
- (3) The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5662A device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.
- (4) Use an external buffer amplifier with high impedance input to drive any external load.

6.6 Electrical Characteristics

over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{(OUTFS)} = 20$ mA, $f_{DATA} = 200$ MSPS, $f_{OUT} = 1$ MHz, independent gain set mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Supply						
AVDD	Analog supply voltage		3	3.3	3.6	V
DVDD	Digital supply voltage		3	3.3	3.6	V
I(AVDD)	Supply current, analog	Including output current through load resistor		75	90	mA
		Sleep mode with clock		2.5	6	mA
		Sleep mode without clock		2.5		mA
I(DVDD)	Supply current, digital			25	38	mA
		Sleep mode with clock		12.5	18	mA
		Sleep mode without clock		<10		μA
Power dissipation				330	390	mW
		Sleep mode without clock		15		
		fDATA = 275 MSPS, fOUT = 20 MHz			350	
APSSR	Power supply rejection ratio		-0.2		0.2	%FSR/V
DPSRR			-0.2		0.2	
TA	Operating free-air temperature		-40		85	°C

6.7 Electrical Characteristics, AC

AC specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, I_{OUTFS} = 20 mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, 50-Ω doubly terminated load (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analog Output						
f _{clk}	Maximum output update rate ⁽¹⁾		275			MSPS
t _s	Output settling time to 0.1% (DAC)	Mid-scale transition		20		ns
t _r	Output rise time 10% to 90% (OUT)			1.4		ns
t _f	Output fall time 90% to 10% (OUT)			1.5		ns
Output noise		I _{OUTFS} = 20 mA		55		pA/√Hz
		I _{OUTFS} = 2 mA		30		pA/√Hz
AC Linearity						
SFDR	Spurious free dynamic range	1st Nyquist zone, T _A = 25°C, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _{OUTFS} = 0 dB		81		dBc
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _{OUTFS} = -6 dB		83		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _{OUTFS} = -12 dB		81		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 5 MHz		85		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 20 MHz		78		
		1st Nyquist zone, T _{MIN} to T _{MAX} , f _{DATA} = 200 MSPS, f _{OUT} = 20 MHz	66	71		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 200 MSPS, f _{OUT} = 41 MHz		68		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 275 MSPS, f _{OUT} = 20 MHz		72		
SNR	Signal-to-noise ratio	1st Nyquist zone, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 5 MHz		73		dB
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 200 MSPS, f _{OUT} = 20 MHz		67		
ACLR	Adjacent channel leakage ratio	W-CDMA signal with 3.84-MHz Bandwidth, f _{DATA} = 61.44 MSPS, IF = 15.360 MHz		70		dB
		W-CDMA signal with 3.84-MHz Bandwidth, f _{DATA} = 122.88 MSPS, IF = 30.72 MHz		70		
IMD3	Third-order two-tone intermodulation	Each tone at -6 dBFS, T _A = 25°C, f _{DATA} = 200 MSPS, f _{OUT} = 45.4 and 46.4 MHz		62		dBc
		Each tone at -6 dBFS, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 15.1 and 16.1 MHz		78		
IMD	Four-tone intermodulation	Each tone at -12 dBFS, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 15.6, 15.8, 16.2, and 16.4 MHz		77		dBc
		Each tone at -12 dBFS, T _A = 25°C, f _{DATA} = 165 MSPS, f _{OUT} = 68.8, 69.6, 71.2, and 72.0 MHz		56		
		Each tone at -12 dBFS, T _A = 25°C, f _{DATA} = 165 MSPS, f _{OUT} = 19.0, 19.1, 19.3, and 19.4 MHz		74		

6.7 Electrical Characteristics, AC (continued)

AC specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{OUTFS} = 20$ mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, 50-Ω doubly terminated load (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Channel isolation	$T_A = 25^\circ\text{C}$, $f_{DATA} = 165$ MSPS, $f_{OUT}(\text{CH1}) = 20$ MHz, $f_{OUT}(\text{CH2}) = 21$ MHz		97		dBc

(1) Specified by design and bench characterization. Not production tested.

6.8 Electrical Characteristics, DC

Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{OUTFS} = 20$ mA (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Input					
V_{IH} High-level input voltage		2		3.3	V
V_{IL} Low-level input voltage		0		0.8	V
I_{IH} High-level input current			±50		μA
I_{IL} Low-level input current			±10		μA
$I_{IH}(\text{GSET})$ High-level input current, GSET pin			7		μA
$I_{IL}(\text{GSET})$ Low-level input current, GSET pin			-30		μA
$I_{IH}(\text{MODE})$ High-level input current, MODE pin			-30		μA
$I_{IL}(\text{MODE})$ Low-level input current, MODE pin			-80		μA
C_I Input capacitance			5		pF

6.9 Switching Characteristics

Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{OUTFS} = 20$ mA (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Timing - Dual Bus Mode					
t_{su} Input setup time		1			ns
t_h Input hold time		1			ns
t_{LPH} Input clock pulse high time			2		ns
t_{LAT} Clock latency (WRTA/B to outputs)		4		4	clk
t_{PD} Propagation delay time			1.5		ns
Timing - Single Bus Interleaved Mode					
t_{su} Input setup time			0.5		ns
t_h Input hold time			0.5		ns
t_{LAT} Clock latency (WRTA/B to outputs)		4		4	clk
t_{PD} Propagation delay time			1.5		ns

6.10 Typical Characteristics




Figure 6-1. Integral Nonlinearity vs Input-code




Figure 6-2. Differential Nonlinearity vs Input-code




Figure 6-3. Spurious-Free Dynamic Range vs Output Frequency




Figure 6-4. Spurious-Free Dynamic Range vs Output Frequency




Figure 6-5. Spurious-Free Dynamic Range vs Output Frequency




Figure 6-6. Spurious-Free Dynamic Range vs Output Frequency




Figure 6-7. Single-Tone Spectrum




Figure 6-8. Single-Tone Spectrum




Figure 6-9. Two-Tone IMD3 vs Output Frequency






Figure 6-10. Two-Tone IMD3 vs Output Frequency




G011

Figure 6-11. Two-Tone Spectrum




G012

Figure 6-12. Two-Tone Spectrum



G013

Figure 6-13. Power vs Frequency



G014

Figure 6-14. Power vs Frequency

7 Parameter Measurement Information

7.1 Digital Inputs and Timing

7.1.1 Digital Inputs

The data input ports of the DAC5662A accept a standard positive coding with data bit D11 being the most significant bit (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance will typically be achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5662A are CMOS compatible. Figure 7-1 and Figure 7-2 show schematics of the equivalent CMOS digital inputs of the DAC5662A. The pullup and pulldown circuitry is approximately equivalent to 100kΩ. The 12-bit digital data input follows the offset positive binary coding scheme. The DAC5662A is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.




Figure 7-1. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor




Figure 7-2. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor

7.1.2 Input Interfaces

The DAC5662A features two operating modes selected by the MODE pin, as shown in Table 7-1.

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data should be presented interleaved at the I-channel input bus. The Q-channel input bus is not used in this mode. The clock and write input are now shared by both DACs.

Table 7-1. Operating Modes

MODE PIN	Mode pin connected to DGND	Mode pin connected to DVDD
Bus input	Single-bus interleaved mode, clock and write input equal for both DACs	Dual-bus mode, DACs operate independently

7.1.3 Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5662A consist of two independent, 12-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRT lines control the channel input latches and the CLK lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRT line

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5662A. This is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. This essentially implies that the rising edge of CLK must occur at the same time or before the rising edge of the WRT signal. A minimum delay of 2 ns should be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRT and CLK lines connected together.




Figure 7-3. Dual Bus Mode Operation

7.1.4 Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 7-4 shows the timing diagram. In interleaved mode, the I- and Q-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the I-channel input bus to either the I-channel input latch (SELECTIQ is high) or to the Q-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the Q-channel latch is retained by presenting the latch output data to its input again. When SELECTIQ is low, the data value in the I-channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the I-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the I- and Q-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the I- and Q-DAC latches on the following falling edge of the write inputs. The DAC5662A clock input is divided by a factor of two before it is presented to the DAC latches.

Correct pairing of the I- and Q-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.




Figure 7-4. Single-Bus Interleaved Mode Operation

8 Detailed Description

8.1 Overview


The architecture of the DAC5662A uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 and IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy, improves the dynamic performance (SFDR), and DNL. The current outputs maintain a high output impedance of greater than 300 k Ω .

When GSET is high (one resistor mode), the full-scale output current for both DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor RSET connected to BIASJ_A. When GSET is low (two resistor mode), the full-scale output current for each DACs is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors RSET connected to BIASJ_A and BIASJ_B. The resulting IREF is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of RSET.

The DAC5662A is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises the current source array with its associated switches, and the reference circuitry.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 DAC Transfer Function

Each of the DACs in the DAC5662A has a set of complementary current outputs, I_{OUT1} and I_{OUT2} . The full-scale output current, I_{OUTFS} , is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT1} + I_{OUT2} \quad (1)$$

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{\text{Code}}{4096} \right) \quad (2)$$

$$I_{OUT2} = I_{OUTFS} \times \left(\frac{4095 - \text{Code}}{4096} \right) \quad (3)$$

where Code is the decimal representation of the DAC data input word. Additionally, I_{OUTFS} is a function of the reference current I_{REF} , which is determined by the reference voltage and the external setting resistor (R_{SET}).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}} \quad (4)$$

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD} \quad (5)$$

$$V_{OUT2} = I_{OUT2} \times R_{LOAD} \quad (6)$$

The value of the load resistance is limited by the output compliance specification of the DAC5662A. To maintain specified linearity performance, the voltage for I_{OUT1} and I_{OUT2} should not exceed the maximum allowable compliance range.

The total differential output voltage is:

$$V_{OUTDIFF} = V_{OUT1} - V_{OUT2} \quad (7)$$

$$V_{OUTDIFF} = \frac{(2 \times \text{Code} - 4095)}{4096} \times I_{OUTFS} \times R_{LOAD} \quad (8)$$

8.3.2 Analog Outputs




Figure 8-1. Analog Outputs

The DAC5662A provides two complementary current outputs, IOUT1 and IOUT2. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 8-1. The output impedance of IOUT1 and IOUT2 results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.

The signal voltage swing that may develop at the two outputs, IOUT1 and IOUT2, is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5662A or even causes permanent damage. With the full-scale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of $I_{(OUTFS)} = 2$ mA. Care should be taken that the configuration of DAC5662A does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately $0.5 V_{PP}$. This is the case for a $50\text{-}\Omega$ doubly terminated load and a 20-mA full-scale output current. A variety of loads can be adapted to the output of the DAC5662A by selecting a suitable transformer while maintaining optimum voltage levels at IOUT1 and IOUT2. Furthermore, using the differential output configuration in combination with a transformer will be instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

8.3.3 Output Configurations

The current outputs of the DAC5662A allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps will be suitable for a dc-coupled configuration.

The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.

8.3.4 Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a single-ended signal while achieving excellent dynamic performance. The appropriate transformer should be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can be used to provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 8-2 and Figure 8-3 show 50- Ω doubly terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a 0.5-V_{PP} output for a 1:1 transformer and a 1-V_{PP} output for a 4:1 transformer. In general, the 1:1 transformer configuration has a better output distortion, but the 4:1 transformer has 6 dB higher output power.




Figure 8-2. Driving a Doubly Terminated 50- Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 8-3. Driving a Doubly Terminated 50- Ω Cable Using a 4:1 Impedance Ratio Transformer

8.3.5 Single-Ended Configuration

Figure 8-4 shows the single-ended output configuration, where the output current I_{OUT1} flows into an equivalent load resistance of $25\ \Omega$. Node I_{OUT2} should be connected to AGND or terminated with a resistor of $25\ \Omega$ to AGND. The nominal resistor load of $25\ \Omega$ gives a differential output swing of $1\ V_{PP}$ when applying a 20-mA full-scale output current.




Figure 8-4. Driving a Doubly Terminated 50- Ω Cable Using a Single-Ended Output

8.3.6 Reference Operation

8.3.6.1 Internal Reference

The DAC5662A has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current, $I_{(OUTFS)}$, of the DAC5662A is determined by the reference voltage, V_{REF} , and the value of resistor R_{SET} . $I_{(OUTFS)}$ is calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}} \quad (9)$$

The reference control amplifier operates as a V-to-I converter producing a reference current, I_{REF} , which is determined by the ratio of V_{REF} and R_{SET} (see Equation 9). The full-scale output current, $I_{(OUTFS)}$, results from multiplying I_{REF} by a fixed factor of 32.

Using the internal reference, a 2-k Ω resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5662A at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1 μ F or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

8.3.6.2 External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1- μ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M Ω) and can easily be driven by various sources. Note that the voltage range of the external reference should stay within the compliance range of the reference input.

8.3.7 Gain Setting Option

The full-scale output current on the DAC5662A can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (i.e. connected to AGND). In this mode, two external resistors are required — one RSET connected to the BIASJ_A pin (pin 44) and the other to the BIASJ_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (i.e. connected to AVDD), the DAC5662A switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external RSET resistor connected to the BIASJ_A pin. The resistor at the BIASJ_2 pin may be removed, however this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

8.4 Device Functional Modes

8.4.1 Sleep Mode

The DAC5662A features a power-down function which can be used to reduce the total supply current to less than 3.5 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.2 Typical Application

A typical application for the DAC5662A is as dual or single carrier transmitter. The DAC is provided with some input digital baseband signal and it outputs an analog carrier. A typical configuration is described below.




Figure 9-1. Typical Application Schematic

- Clock rate = 122.88 MHz
- Input data = WCDMA with IF frequency at 30.72 MHz
- AVDD = DVDD = 3.3 V

9.2.1 Design Requirements

The requirements for this design were to generate a single WCDMA signal at an intermediate frequency of 30.72 MHz. The ACLR needs to be better than 72 dBc.

9.2.2 Detailed Design Procedure

The single carrier signal with an intermediate frequency of 30.72 MHz must be created in the digital processor at a sample rate of 122.88 Msps for DAC. These 12 bit samples are placed on the 12b CMOS input port of the DAC.

A CMOS DAC clock must be generated from a clock source at 122.88 MHz. This must be provided to the CLK pin of the DAC. The IOUTA and IOUTB differential connections must be connected to a transformer to provide

a single ended output. A typical 1:1 impedance transformer is used on the device EVM. The DAC5662AEVM provides a good reference for this design example.

9.2.3 Application Curves

This spectrum analyzer plot shows the ACLR for the transformer output single carrier signal with intermediate frequency of 30.72 MHz. The results meet the system requirements for a minimum of 72 dBc ACLR.




Figure 9-2. Power vs Frequency

10 Power Supply Recommendations

It is recommended that the device be powered with the nominal supply voltage as indicated in the [Recommended Operating Conditions](#).

In most instances the best performance is achieved with LDO supplies. However, the supplies may be driven with direct outputs from a DC-DC switcher as long as the noise performance of the switcher is acceptable.

11 Layout

11.1 Layout Guidelines

The DAC5662A EVM layout should be used as a reference for the layout to obtain the best performance. A sample layout is shown in Figure 12-1 through Figure 12-4. Some important layout recommendations are:

1. Use a single ground plane. Keep the digital and analog signals on distinct separate sections of the board. This may be virtually divided down the middle of the device package when doing placement and layout.
2. Keep the analog outputs as far away from the switching clocks and digital signals as possible. This will keep coupling from the digital circuits to the analog outputs to a minimum.
3. Decoupling caps should be kept close to the power pins of the device.

11.2 Layout Example

The EVM is constructed on a 4-layer, 5.1-inch x 4.8-inch, 0.062-inch thick PCB using FR-4 material. Figure 11-1 through Figure 11-4 show the PCB layout for the EVM.




Figure 11-1. Top Layer 1




Figure 11-2. Ground Plane Layer 2




Figure 11-3. Power Plane Layer 3




Figure 11-4. Bottom Layer 4

12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Documentation Support

12.1.1 Related Documentation

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC5662AIPFB	ACTIVE	TQFP	PFB	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662AI	Samples
DAC5662AIPFBR	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5662AI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5662AIPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5662AIPFBR	TQFP	PFB	48	1000	367.0	367.0	38.0

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DAC5662AIPFB	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25


PFB0048A



PACKAGE OUTLINE

TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



4215157/A 03/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT


PFB0048A

TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4215157/A 03/2024

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PFB0048A

TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



4215157/A 03/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated