

N-Channel Power MOSFET

600V, 3A, 1.4Ω

FEATURES

- Super-Junction technology
- High performance due to small figure-of-merit
- High ruggedness performance
- High commutation performance
- 100% UIL tested
- Pb-free plating
- Compliant to RoHS Directive 2011/65/EU and in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21

KEY PERFORMANCE PARAMETERS				
PARAMETER	VALUE	UNIT		
V_{DS}	600	V		
R _{DS(on)} (max)	1.4	Ω		
Q_g	7.12	nC		








APPLICATIONS

- Power Supply
- Lighting

TO-252 (DPAK)





Note: MSL 3 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)					
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	600	V	
Gate-Source Voltage		V _{GS}	±30	٧	
Continuous Drain Current (Note 1)	$T_C = 25^{\circ}C$		3	А	
	$T_C = 100$ °C	I _D	1.8	А	
Pulsed Drain Current (Note 2)		I _{DM}	9	А	
Total Power Dissipation @ T _C = 25°C	•	P _{DTOT}	28.4	W	
Single Pulsed Avalanche Energy (Note	93)	E _{AS}	25	mJ	
Single Pulsed Avalanche Current (Note	e 3)	I _{AS}	1.0	А	
Operating Junction and Storage Temperature Range		T _J , T _{STG}	- 55 to +150	°C	

THERMAL PERFORMANCE				
PARAMETER	SYMBOL	LIMIT	UNIT	
Junction to Case Thermal Resistance	R _{eJC}	4.4	°C/W	
Junction to Ambient Thermal Resistance	R _{eJA}	62	°C/W	

Thermal Performance Note: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design. $R_{\Theta JA}$ shown below for single device operation on FR-4 PCB in still air.





ELECTRICAL SPECIFICATIONS (T _A = 25°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV _{DSS}	600			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	$V_{GS(TH)}$	2	3.3	4	V
Gate Body Leakage	$V_{GS} = \pm 30V, V_{DS} = 0V$	I _{GSS}			±100	nA
Zero Gate Voltage Drain Current	$V_{DS} = 600V, V_{GS} = 0V$	I _{DSS}			1	μΑ
Drain-Source On-State Resistance (Note 4)	V _{GS} = 10V, I _D = 0.9A	R _{DS(on)}		1	1.4	Ω
Dynamic (Note 5)		J		•	L	l
Total Gate Charge		Qg		7.12		
Gate-Source Charge	$V_{DS} = 380V, I_{D} = 3A,$ $V_{GS} = 10V$	Q_gs		3.52		nC
Gate-Drain Charge		Q_{gd}		1.62]
Input Capacitance	$V_{DS} = 100V, V_{GS} = 0V,$	C _{iss}		257.3		. –
Output Capacitance	f = 1.0MHz	C _{oss}		41.5		pF
Gate Resistance	F = 1MHz, open drain	R_g		4.1		Ω
Switching (Note 6)						
Turn-On Delay Time		t _{d(on)}		13.8		
Turn-On Rise Time	$V_{DD} = 380V,$ $R_{GEN} = 25\Omega,$ $I_{D} = 3A, V_{GS} = 10V,$	t _r		11.4		
Turn-Off Delay Time		t _{d(off)}		28		ns
Turn-Off Fall Time		t _f		8.4		
Source-Drain Diode						
Forward Voltage (Note 4)	I _S = 3A, V _{GS} = 0V	V_{SD}			1.4	V
Reverse Recovery Time	V _R = 200V, I _S = 1.5A	t _{rr}		126		ns
Reverse Recovery Charge	$dI_F/dt = 100A/\mu s$	Q_{rr}		0.637		μC

Notes:

- 1. Current limited by package.
- 2. Pulse width limited by the maximum junction temperature.
- 3. L = 50mH, $I_{AS} = 1.0A$, $V_{DD} = 50V$, $R_G = 25\Omega$, Starting $T_J = 25^{\circ}C$
- 4. Pulse test: PW \leq 300 μ s, duty cycle \leq 2%.
- 5. For DESIGN AID ONLY, not subject to production testing.
- 6. Switching time is essentially independent of operating temperature.


ORDERING INFORMATION


PART NO.	PACKAGE	PACKING
TSM60NB1R4CP ROG	TO-252 (DPAK)	2,500pcs / 13" Reel





CHARACTERISTICS CURVES


 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$
















Gate-Source Voltage vs. Gate Charge



Source-Drain Diode Forward Current vs. Voltage



V_{SD}, Body Diode Forward Voltage (V)


3




CHARACTERISTICS CURVES

 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$


Capacitance vs. Drain-Source Voltage




BV_{DSS} vs. Junction Temperature



Maximum Safe Operating Area





Version: A1608




Taiwan Semiconductor

PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

TO-252 (DPAK) 6.60 ±0.20 1.10 (REF) 1.07 ±0.10 1.07 ±0.10 1.07 ±0.10 1.07 ±0.10 1.07 ±0.10 1.07 ±0.10

SUGGESTED PAD LAYOUT (Unit: Millimeters)



MARKING DIAGRAM



Y = Year Code

M = Month Code for Halogen Free Product

O =Jan P =Feb Q =Mar R =Apr

 $S = May \quad T = Jun \quad U = Jul \quad V = Aug$

W = Sep X = Oct Y = Nov Z = Dec

L = Lot Code (1~9, A~Z)



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.