TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

## TC74HC161AFN TC74HC163AFN

Synchronous Presettable 4-Bit Counter

TC74HC161AFN Binary, Asynchronous

Clear

TC74HC163AFN Binary, Synchronous

Clear

The TC74HC161A and 163A are high speed CMOS BINARY PRESETTABLE COUNTERs fabricated with silicon gate  $\rm C^2MOS$  technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

 $\frac{\mbox{The CK}}{\mbox{CLR}}$  input is active on the rising edge. Both  $\mbox{ LOAD }$  and  $\frac{\mbox{CLR}}{\mbox{CLR}}$  inputs are active on low logic level.

Presetting of their IC's is synchronous to the rising edge of CK. The clear function of the TC74HC163A is synchronous to CK, while the TC74HC161A is cleared asynchronously.


Two enable inputs (ENP and ENT) and CO are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.




- High speed:  $f_{max} = 63 \text{ MHz (typ.)} \text{ at/} V_{CC} = 5 V$
- Low power dissipation:  $I_{CC} = 4 \mu A$  (max) at  $T_a = 25$ °C
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Output drive capability: 10 LSTTL loads
- Symmetrical output impedance: |IOH| = IOK = 4 mA (min)
- Balanced propagation delays: tpLH ~ tpHL
- Wide operating voltage range: VCC (opr) = 2 to 6 V
- Pin and function compatible with 74LS161, 163

#### Pin Assignment



Note: xxxFN (JEDEC SOP) is not available in Japan.




Weight C

ŚOL16-P-150-∕1.27


0.13 g (typ.)

## **IEC Logic Symbol**

#### **TC74HC161A**



#### **TC74HC163A**



#### **Truth Table**


	TC74HC161A					TC74HC163A								
Inputs					Inputs				<	Outputs			.4(	Function
CLR	lБ	ENP	ENT	CK	CLR	LD	ENP	ENT	CK	QA	QB	QC	QD	
L	Х	Х	Х	Х	L	Х	Х	Х		) <u>}</u>	L <	) L (	)J)/	Reset to "0"
Н	L	Х	Х		Н	L	Х	X	K	Α	В	E	M	Preset Data
Н	Н	Х	L		Н	Н	Х	(+)	$\gamma$		No C	nange	$\Diamond$	No Count
Н	Н	L	Х		Н	Н	L	X	7		No C	nange		No Count
Н	Н	Н	Н		Н	Н	H	H		(	Cour	nt Up		Count
Н	Х	Х	Х	$\Box$	Х	X	X	X	$\neg$		No.Cl	nange		No Count

X: Don't care


A, B, C, D: Logic level of data inputs

Carry: Carry =  $ENT \cdot QA \cdot QB \cdot QC \cdot QD$ 

# **Timing Chart**



## **System Diagram**



4

X: Don't care



#### **Absolute Maximum Ratings (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage range	V <sub>CC</sub>	–0.5 to 7	V
DC input voltage	V <sub>IN</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
DC output voltage	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> + 0.5	< ∨
Input diode current	I <sub>IK</sub>	±20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V <sub>CC</sub> /ground current	Icc	±50	mA
Power dissipation	PD	180	mW
Storage temperature	T <sub>stg</sub>	-65 to 150	√ °C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

## **Operating Ranges (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage	(v <sub>cc</sub> ))	2 to 6	V
Input voltage	V <sub>IN</sub>	0 to Vec	V
Output voltage	Уфит	0 to VCC	V
Operating temperature	Topr	40 to 85	°C
		0 to 1000 (V <sub>CC</sub> = 2.0 V)	
Input rise and fall time	t <sub>r</sub> , t <sub>f</sub>	0 to 500 (V <sub>CC</sub> = 4.5 V)	ns
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		0 to 400 (V <sub>CC</sub> = 6.0 V)	

Note: The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.

5




## **Electrical Characteristics**

#### **DC Characteristics**

Characteristics	Symbol			٦	Га = 25°C	)	Ta –40 to		Unit	
Characteristics	Cymbol			V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	Onic
				2.0	1.50	_ <		1.50	_	
High-level input voltage	V <sub>IH</sub>		_	4.5	3.15	_		3.15	_	V
-				6.0	4.20	_	$( \leftarrow )$	4.20	_	
				2.0	_	10	0.50	_	0.50	
Low-level input voltage	V <sub>IL</sub>		_	4.5	4	( +\/	1).35	_	1.35	V
				6.0	->	7	1.80	_	1.80	
	V <sub>ОН</sub>			2.0	1.9	2.0	_	1.9	_	
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	4.5	4.4	4.5	_	4.4	_	
High-level output voltage				6.0 <	5.9	6.0	_	5.9	$\rightarrow$	V
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	- [	4.13	> —	
			$I_{OH} = -5.2 \text{ mA}$	6.0//	5.68	5.80	+(	5.63	_	
				2.0		0.0	(0.1	4	0.1	
Levelevel evidend		.,	I <sub>OL</sub> = 20 μA	4.5	_	0.0	> 0.1	$\supset$	0.1	
Low-level output voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	4(	6.0	_	0.1	(0.1)	_	0.1	V
			I <sub>OL</sub> = 4 mA	<b>\</b> 4.5		0.17	0.26	_	0.33	
			I <sub>OL</sub> = 5.2 mA	6.0	_ \	0,18	0.26	_	0.33	
Input leakage current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or	GND	6.0	_	_	±0.1	_	±1.0	μА
Quiescent supply current	Icc	V <sub>IN</sub> = V <sub>CC</sub>	GND	6.0	\_\	//_	4.0	_	40.0	μА


6






# Timing Requirements (input: $t_r = t_f = 6 \text{ ns}$ )

Characteristics		Symbol Test Condition			Ta = 25°C		Ta = -40 to 85°C	Unit
				V <sub>CC</sub> (V)	Тур.	Limit	Limit	
Minimum pulse width		tu an		2.0	_	75	95	
(CK)		tw (H)	Figure 1	4.5 〈	_	15	19	ns
(OK)		t <sub>W (L)</sub>		6.0	Á	13	16	
Minimum pulse width				2.0	$(\leftarrow)$	75	95	
(CLR)	(Note 1)	t <sub>W (L)</sub>	Figure 4	4.5		15	19	ns
(CLK)	(Note 1)		<	6.0	$\langle \cdot \rangle$	13	16	
Minimum oot un timo				2.0		100	125	
Minimum set-up time ( LOAD , ENP, ENT)		$t_{S}$	Figure 2, Figure 3	(4.5)	· —	20	25	ns
(LOAD, ENP, ENT)				6.0	_	17	21	
Minimum out un timo				2:0	_	75	95	
Minimum set-up time (A, B, C, D)		$t_{S}$	Figure 2	4.5	-5	15	19	ns
(A, B, C, D)			((// )	6.0	+(	13	16	
Minimum set-up time				2.0	4	(75)	95	
(CLR)	(Note 2)	$t_{s}$	Figure 5	4.5	<del></del>	15	19	ns
(CLK)	(Note 2)		4(\>	6.0		13	16	
				2.0		0	0	
Minimum hold time		t <sub>h</sub>	Figure 2, Figure 3, Figure 5	4.5	) —	0	0	ns
				6.0	_	0	0	
Minimum removal time				20	_	50	65	
(CLR)	(Note 1)	t <sub>rem</sub> ((	Figure 4	4.5	_	10	13	ns
(OLIV)	(INOIC I)			6.0	_	9	11	
				2.0	_	6	5	
Clock frequency		The state of the s		4.5	_	31	25	MHz
		(		6.0	_	36	29	




Note 2: For TC74HC163A only





# AC Characteristics (C<sub>L</sub> = 15 pF, $V_{CC}$ = 5 V, Ta = 25°C, input: $t_r$ = $t_f$ = 6 ns)

Characteristics		Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time		t <sub>TLH</sub> t <sub>THL</sub>	Figure 1	_	4	8	ns
Propagation delay time		t <sub>pLH</sub>	Figure 1		13	21	20
(CK-Q)		$t_{pHL}$	Figure 1		13	21	ns
Propagation delay time (CK-CO) [count mode]		<sup>t</sup> pLH <sup>t</sup> pHL	Figure 1		16	26	ns
Propagation delay time (CK-CO)		t <sub>pLH</sub>	Figure 2		18	30	ns
[preset mode]		$t_{pHL}$	Tigure 2	_	20	35	113
Propagation delay time (ENT-CO)		t <sub>pLH</sub>	Figure 6	- (	10	17	ns
Propagation delay time ( CLR -Q)	(Note)	t <sub>pHL</sub>	Figure 4	(	)17	26	ns
Propagation delay time ( CLR -CO)	(Note)	t <sub>pHL</sub>	Figure 4		> 20	35	ns
Maximum clock frequency	·	f <sub>max</sub>		_36/	63		MHz



#### AC Characteristics ( $C_L = 50$ pF, input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Test Condition		-	Га = 25°C	)	Ta –40 to		Unit
	-		V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	
	<b>4</b>		2.0	_	25	75	_	95	
Output transition time	t <sub>TLH</sub>	_	4.5	_	7 <	15	_	19	ns
	<sup>t</sup> THL		6.0	_	6	13	—	16	
Propagation delay	tara		2.0	_	48	125	1	155	
time	t <sub>pLH</sub>	Figure 1	4.5	_	16	25	<i>7</i> –	31	ns
(CK-Q)	<sup>t</sup> pHL		6.0	~	14/	/ 2̂1	_	26	
Propagation delay time			2.0	-	57	150		190	
(CK-CO)	t <sub>pLH</sub>	Figure 1	4.5	_((	19	30	_	38	ns
[count mode]	<sup>t</sup> pHL		6.0		16	26		33	
			2.0	1	66	175	4	220	
Propagation delay	t <sub>pLH</sub>		4.5		22	35		> 44	
time	'		6,0	( )	19 $\langle \rangle$	30	))	37	
(CK-CO)		Figure 2	2.0	_	72	200	90)	250	ns
[preset mode]	t <sub>pHL</sub>		4.5	_	24/	40	$\triangleright$	50	
		4	6.0	_	20	34)	_	43	
Propagation delay	t <sub>pLH</sub>		2.0	_	39/	100	_	125	
time	t <sub>pHL</sub>	Figure 6	4.5		<b>\\13</b>	20	_	25	ns
(ENT-CO)	ψпι		6.0		11	17	_	21	
Propagation delay			2.0	_	) )60	150		190	
time	$t_pHL$	Figure 4	4.5	-	20	30	_	38	ns
( CLR -Q) (Note 2)			6.0	_ `	17	26	_	33	
Propagation delay			2.0	_	72	200		250	
time	t <sub>pHL</sub>	Figure 4	4.5	>	24	40	_	50	ns
( CLR -CO) (Note 2)			6.0	_	20	34	_	43	
Maximum alaak	// )		2.0	6	18	_	5	_	
Maximum clock frequency	fmax	//	4.5	31	53	_	25	_	MHz
			6.0	36	62	_	29	_	
Input capacitance	C <sub>IN</sub>			_	5	10	_	10	pF
Power dissipation capacitance	C <sub>PD</sub> (Note 1)			_	34	_	_	_	pF

Note 1: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC}$$
 (opr) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$ 

When the outputs drive a capacitive load, total current consumption is the sum of  $C_{PD}$ , and  $\Delta I_{CC}$  which is obtained from the following formula:

In case of TC74HC161A/163A:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \, \big( \frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \big)$$

CQA~CQD and CCO are the capacitances at QA~QD and CO, respectively.

 $f_{CK}$  is the input frequency of the CK.

Note 2: For TC74HC161A only

## **Switching Characteristics Test Waveform**

#### **Count Mode**




Figure 1

## Clear Mode (TC74HC161A)




Figure 4

#### **Preset Mode**




Figure 2




Figure 5

# Count Enable Mode




Figure 3

#### Cascade Mode (fix maximum count)





Figure 6

# **Typical Application**


## **Parallel Carry N-Bit Counter**





# **Package Dimensions (Note)**

SOL16-P-150-1.27 Unit: mm



#### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
  EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
  MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
  ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
  limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
  automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
  safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
  PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
  TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
   Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
   OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

13 2012-02-29