CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 200 MHz
- Low Jitter (cycle-cycle): ±50 ps
 Low Static Phase Offset: ±50 ps
- Low Jitter (Period): ±35 ps
- Distributes One Differential Clock Input to 10 Differential Outputs

- Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
- Operates From Dual 2.5-V Supplies
- Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior™ BGA Package
- Consumes < 100-μA Quiescent Current
- External Feedback Pins (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks
- Meets/Exceeds the Latest DDR JEDEC Spec JESD82-1

Description

The CDCV857B is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, $\overline{\text{CLK}}$) to 10 differential pairs of clock outputs (Y[0:9], $\overline{\text{Y[0:9]}}$) and one differential pair of feedback clock outputs (FBOUT, $\overline{\text{FBOUT}}$). The clock outputs are controlled by the clock inputs (CLK, $\overline{\text{CLK}}$), the feedback clocks (FBIN, $\overline{\text{FBIN}}$), and the analog power input (AV_{DD}). When $\overline{\text{PWRDWN}}$ is high, theoutputs switch in phase and frequency with CLK. When $\overline{\text{PWRDWN}}$ is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When AV_{DD} is strapped low, the PLL is turned off and bypassed for test purposes. The CDCV857B is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV857B is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV857B is characterized for both commercial and industrial temperature ranges.

AVAILABLE OPTIONS

T _A	TSSOP (DGG)	MicroStar Junior™ BGA (GQL)
0°C to 85°C	CDCV857BDGG	CDCV857BGQL
-40°C to 85°C	CDCV857BIDGG	_

FUNCTION TABLE (Select Functions)

	INPUTS	3		OUTPUTS				PLL
AV _{DD}	PWRDWN	CLK	CLK	Y[0:9]	Y[0:9]	FBOUT	FBOUT	
GND	Н	L	Н	L	Н	L	Н	Bypassed/Off
GND	Н	Н	L	Н	L	Н	L	Bypassed/Off
Х	L	L	Н	Z	Z	Z	Z	Off
Х	L	Н	L	Z	Z	Z	Z	Off
2.5 V (nom)	Н	L	Н	L	Н	L	Н	On
2.5 V (nom)	Н	Н	L	Н	L	Н	L	On
2.5 V (nom)	Х	<20 MHz	<20 MHz	Z	Z	Z	Z	Off



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


MicroStar Junior is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated



functional block diagram



Terminal Functions

TERMINAL		TERMINAL						
NAME	DGG	GQL		DESCRIPTION				
AGND	17	H1		Ground for 2.5-V analog supply				
AV_{DD}	16	G2		2.5-V Analog supply				
CLK, CLK	13, 14	F1, F2	I	Differential clock input				
FBIN, FBIN	35, 36	F5, F6	I	Feedback differential clock input				
FBOUT, FBOUT	32, 33	H6, G5	0	Feedback differential clock output				
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48	A3, A4, C1, C2, C5, C6, H2, H5, K3, K4		Ground				
PWRDWN	37	E6	I	Output enable for Y and \overline{Y}				
V _{DDQ}	4, 11, 12, 15, 21, 28, 34, 38, 45	B3, B4, E1, E2, E5, G1, G6, J3, J4		2.5-V Supply				
Y[0:9]	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	A1, B2, D1, J2, K1, A6, B5, D6, J5, K6	0	Buffered output copies of input clock, CLK				
Y[0:9]	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	A2, B1, D2, J1, K2, A5, B6, D5, J6, K5	0	Buffered output copies of input clock, CLK				

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{DDQ} , AV _{DD}	0.5 V to 3.6 V
Input voltage range, V _I (see Notes 1 and 2)	\dots -0.5 V to V_{DDQ} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	\dots -0.5 V to V_{DDQ} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DDQ}$)	±50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DDQ})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{DDQ})	±50 mA
Continuous current to GND or V _{DDQ}	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): GQL package	137.6°C/W
Storage temperature range T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	TYP MAX	UNIT
0 1 11		V_{DDQ}	2.3	2.7	V
Supply voltage		AV _{DD}	V _{DDQ} – 0.12	2.7	V
La la eliza I ellera V	CLK	, CLK, FBIN, FBIN		V _{DDQ} /2 – 0.18	
Low-level input voltage, V _{IL}	PWF	RDWN	-0.3	0.7	٧
		, CLK, FBIN, FBIN	V _{DDQ} /2 + 0.18		.,
High-level input voltage, V _{IH}	PWF	RDWN	1.7	V _{DDQ} + 0.3	V
DC input signal voltage (see Note 5)	-0.3	V _{DDQ} + 0.3	V		
	dc	CLK, FBIN	0.36	V _{DDQ} + 0.6	.,
Differential input signal voltage, V _{ID} (see Note 6)	ac	CLK, FBIN	0.7	V _{DDQ} + 0.6	V
Input differential pair cross voltage, V _{IX} (see Note 7)		V _{DDQ} /2 – 0.2	$V_{DDQ}/2 + 0.2$	V
High-level output current, I _{OH}				-12	mA
Low-level output current, I _{OL}		12	mA		
Input slew rate, SR	1	4	V/ns		
Occupies for sixteness of the T		Commercial	0	85	
Operating free-air temperature, T _A		Industrial	-40	85	•C

NOTES: 4. The unused inputs must be held high or low to prevent them from floating.

- 5. The dc input signal voltage specifies the allowable dc execution of the differential input.
- 6. The differential input signal voltage specifies the differential voltage |VTR VCP| required for switching, where VTR is the true input level and VCP is the complementary input level.
- 7. The differential cross-point voltage is expected to track variations of V_{CC} and is the voltage at which the differential signals must be crossing.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V_{IK}	Input voltage	All inputs	$V_{DDQ} = 2.3 \text{ V, } I_{I} = -18 \text{ mA}$		-1.2	V	
.,			V_{DDQ} = min to max, I_{OH} = -1 mA	V _{DDQ} – 0.1			V
V _{OH}	High-level output voltage		$V_{DDQ} = 2.3 \text{ V}, I_{OH} = -12 \text{ mA}$	1.7			V
.,	Law laval autout valtage		V_{DDQ} = min to max, I_{OL} = 1 mA			0.1	V
V _{OL}	Low-level output voltage		$V_{DDQ} = 2.3 \text{ V}, I_{OL} = 12 \text{ mA}$			0.6	V
V_{OD}	Output voltage swing [‡] Output differential cross-voltage [§]		Differential outputs are terminated	1.1		$V_{DDQ} - 0.4$	V
V_{OX}			with 120 Ω /CL = 14 pF (See Figure 3)	V _{DDQ} /2 – 0.15	V _{DDQ} /2	V _{DDQ} /2 + 0.15	V
I _I	Input current		$V_{DDQ} = 2.7 \text{ V}, \ V_{I} = 0 \text{ V to } 2.7 \text{ V}$			±10	μΑ
I_{OZ}	High-impedance state outp	out current	$V_{DDQ} = 2.7 \text{ V}, V_{O} = V_{DDQ} \text{ or GND}$			±10	μΑ
I _{DDPD}	Power-down current on V _{DDQ} + AV _{DD}		CLK and $\overline{\text{CLK}}$ = 0 MHz; $\overline{\text{PWRDWN}}$ = Low; Σ of I _{DD} and AI _{DD}		20	100	μΑ
Δ.	Owner to a AV		f _O = 170 MHz		7	10	^
Al _{DD}	Supply current on AV _{DD}		f _O = 200 MHz		9	12	mA
C _I	Input capacitance		$V_{DDQ} = 2.5 \text{ V}, V_I = V_{DDQ} \text{ or GND}$	2	2.5	3.5	pF

 $^{^{\}dagger}$ All typical values are at a respective nominal $V_{\mbox{\scriptsize DDQ}}.$



[‡] The differential output signal voltage specifies the differential voltage |VTR - VCP|, where VTR is the true output level and VCP is the complementary output level.

[§] The differential cross-point voltage is expected to track variations of V_{DDQ} and is the voltage at which the differential signals must be crossing. The frequency range is 100 MHz to 200 MHz.

SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	TEST COND	OITIONS	MIN	TYP [†]	MAX	UNIT
		Mello a la col	f _O = 170 MHz		100	110	
		Without load	f _O = 200 MHz		105	120	
		Differential outputs	f _O = 170 MHz		200	240	
I _{DD}	Dynamic current on V _{DDQ}	terminated with 120 Ω /CL = 0 pF	f _O = 200 MHz		210	250	mA
		Differential outputs	f _O = 170 MHz		260	300	
		terminated with 120 Ω /CL = 14 pF	f _O = 200 MHz		280	320	
ΔC	Part-to-part input capacitance variation	$V_{DDQ} = 2.5 \text{ V}, V_I = V_{DDQ} \text{ or GND}$				1	pF
$C_{I(\Delta)}$	Input capacitance difference between CLK and CLKB, FBIN, and FBINB	$V_{DDQ} = 2.5 \text{ V}, V_I = V_{DDQ} \text{ or GND}$				0.25	pF
Co	Output capacitance	$V_{DDQ} = 2.5 \text{ V}, V_{O} =$	V _{DDQ} or GND	2.5	3	3.5	pF

[†] All typical values are at a respective nominal V_{DDQ}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
_	Operating clock frequency			MI I
f _{CLK}	Application clock frequency	60	200	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time [†] (PLL mode)		10	μs
	Stabilization time [‡] (Bypass mode)		30	ns

[†] The time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK and V_{DD} must be applied. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

switching characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} §	Low to high level propagation delay time	Test mode/CLK to any output		3.5		ns	
t _{PHL} §	High-to low level propagation delay time	Test mode/CLK to any output		3.5		ns	
. ¶	Eller (codes). One Fig. 12.7	66 MHz	-60		60	ps	
t _{jit(per)} ¶	Jitter (period), See Figure 7	100/133/167/200 MHz	-35		35	ps	
. ¶	litter (evelo to evelo). Con Figure 4	66 MHz	-75		75		
t _{jit(cc)} ¶	Jitter (cycle-to-cycle), See Figure 4	100/133/167/200 MHz	-50		50	ps	
. ¶	Half as fad "llas Oca Finance	66 MHz	-100		100		
t _{jit(hper)}	Half-period jitter, See Figure 8	100/133/167/200 MHz	-75		75	ps	
t _{slr(o)}	Output clock slew rate, See Figure 9	Load: 120 Ω/14 pF	1		2	V/ns	
	Olation de la configuration de la Figure 5	66 MHz	-100		100		
$t_{(\emptyset)}$	Static phase offset, See Figure 5	100/133/167/200 MHz	-50		50	ps	
tsk _(o)	Output skew, See Figure 6	Load: 120 Ω/14 pF		70	100	ps	
t _r , t _f	Output rise and fall times (20% - 80%)	Load: 120 Ω/14 pF	600		900	ps	

[§] Refers to the transition of the noninverting output.

[¶] This parameter is assured by design but can not be 100% production tested.



[‡] A recovery time is required when the device goes from power-down mode into bypass mode (AVDD at GND).

PARAMETER MEASUREMENT INFORMATION




Figure 1. IBIS Model Output Load




Figure 2. Output Load Test Circuit




Figure 3. Output Load Test Circuit for Crossing Point




Figure 4. Cycle-to-Cycle Jitter



PARAMETER MEASUREMENT INFORMATION




Figure 5. Phase Offset




Figure 6. Output Skew

PARAMETER MEASUREMENT INFORMATION




Figure 7. Period Jitter




Figure 8. Half-Period Jitter




Figure 9. Input and Output Slew Rates

PACKAGE OPTION ADDENDUM



22-Dec-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins I	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CDCV857BIDGG	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	CDCV857B-I	
CDCV857BIDGGG4	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	CDCV857B-I	
CDCV857BIDGGR	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	CDCV857B-I	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated