

MOSFET - Power, N-Channel, DPAK

14 A, 25 V

NTD14N03R, NVD14N03R

Features

- Planar HD3e Process for Fast Switching Performance
- Low R_{DS(on)} to Minimize Conduction Loss
- Low Ciss to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters
- NVD and SVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant


MAXIMUM RATINGS (T_J = 25°C unless otherwise specified)

| Parameter | Symbol | Value | Unit |
|--|--|---------------------------------|--------------------------|
| Drain-to-Source Voltage | V_{DSS} | 25 | Vdc |
| Gate-to-Source Voltage - Continuous | V _{GS} | ±20 | Vdc |
| Thermal Resistance – Junction–to–Case Total Power Dissipation @ T_A = 25°C Drain Current – Continuous @ T_A = 25°C, Chip – Continuous @ T_A = 25°C, Limited by Package – Single Pulse (tp \leq 10 μ s) | R _{θJC} P _D I _D I _D | 6.0 20.8 14 11.4 28 | °C/W W A A A |
| Thermal Resistance, Junction-to-Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C | R _{θJA} P _D I _D | 80 1.56 3.1 | °C/W W A |
| Thermal Resistance, Junction-to-Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C | $R_{	heta JA}$ P_D I_D | 120 1.04 2.5 | °C/W W A |
| Operating and Storage Temperature Range | T _J , T _{stg} | -55 to 150 | °C |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds | T _L | 260 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 0.5 sq. in pad size.
- When surface mounted to an FR4 board using minimum recommended pad size.


14 AMPERES, 25 VOLTS $R_{DS(on)} = 70.4 \text{ m}\Omega \text{ (Typ)}$





DPAK
CASE 369C
(Surface Mount)
STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENTS



A = Assembly Location* Y = Year

WW = Work Week
14N03 = Device Code
G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 5.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)


| Chara | Symbol | Min | Тур | Max | Unit | |
|---|--|---------------------|-------------|--------------|--------------|-----------------|
| OFF CHARACTERISTICS | | | | | | |
| Drain-to-Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive) | V(br) _{DSS} | 25 - | 28 - | _ _ | Vdc mV/°C | |
| Zero Gate Voltage Drain Current $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} =$ | 150°C) | I _{DSS} | - - | - - | 1.0 10 | μAdc |
| Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc) | | I _{GSS} | - | - | ±100 | nAdc |
| ON CHARACTERISTICS (Note 3) | | | • | • | | |
| Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coefficient (| Negative) | V _{GS(th)} | 1.0 | 1.5 - | 2.0 | Vdc mV/°C |
| Static Drain-to-Source On-Resistar (V_{GS} = 4.5 Vdc, I_D = 5 Adc) (V_{GS} = 10 Vdc, I_D = 5 Adc) | R _{DS(on)} | - - | 117 70.4 | 130 95 | mΩ | |
| Forward Transconductance (Note 3) $(V_{DS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc})$ | 9FS | _ | 7.0 | _ | Mhos | |
| DYNAMIC CHARACTERISTICS | | | | | | |
| Input Capacitance | | C _{iss} | - | 115 | _ | pF |
| Output Capacitance | (V _{DS} = 20 Vdc, V _{GS} = 0 V, f = 1 MHz) | C _{oss} | - | 62 | _ | |
| Transfer Capacitance | | C _{rss} | - | 33 | _ | |
| SWITCHING CHARACTERISTICS | (Note 4) | | | | | |
| Turn-On Delay Time | | t _{d(on)} | _ | 3.8 | _ | ns |
| Rise Time | (V _{GS} = 10 Vdc, V _{DD} = 10 Vdc, | t _r | _ | 27 | _ | |
| Turn-Off Delay Time | $I_D = 5 \text{ Adc}, R_G = 3 \Omega$ | t _{d(off)} | _ | 9.6 | _ | |
| Fall Time | | t _f | _ | 2.0 | _ | |
| Gate Charge | | Q_{T} | _ | 1.8 | _ | nC |
| | $(V_{GS} = 5 \text{ Vdc}, I_D = 5 \text{ Adc},$ $V_{DS} = 10 \text{ Vdc}) \text{ (Note 3)}$ | Q ₁ | _ | 0.8 | _ |] |
| 103 11 111, (1110 9) | | Q_2 | _ | 0.7 | - | |
| SOURCE-DRAIN DIODE CHARAC | TERISTICS | | | | | |
| Forward On-Voltage | $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$ | V_{SD} | - - | 0.93 0.82 | 1.2 - | V _{dc} |
| Reverse Recovery Time | | t _{rr} | - | 6.6 | - | ns |
| | (I _S = 5 Adc, V _{GS} = 0 Vdc, | ta | - | 4.75 | - | |
| $dl_{S}/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$ | | t _b | - | 1.88 | - | |
| Reverse Recovery Stored Charge | | Q _{RR} | - | 0.002 | _ | μC |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



14 $V_{DS} \ge 10 \text{ V}$ 12 ID, DRAIN CURRENT (AMPS) 10 8 6 T_J = 25°C -55°C 0 0 2 3 5 6 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Temperature






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 12. Thermal Response

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|-------------------|-----------------------|
| NTD14N03RT4G | DPAK (Pb-Free) | 2500 / Tape & Reel |

DISCONTINUED (Note 5)

| NVD14N03RT4G* | DPAK (Pb-Free) | 2500 / Tape & Reel |
|---------------|-------------------|--------------------|
| SVD14N03RT4G* | DPAK (Pb-Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NVD and SVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.


^{5.} **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on www.onsemi.com.







DPAK3 6.10x6.54x2.28, 2.29P CASE 369C **ISSUE J**


DATE 12 AUG 2025








| MILLIMETERS | | | | |
|-------------|----------|------|-------|--|
| DIM | MIN | NOM | MAX | |
| А | 2.18 | 2.28 | 2.38 | |
| A1 | 0.00 | | 0.13 | |
| ь | 0.63 | 0.76 | 0.89 | |
| b2 | 0.72 | 0.93 | 1.14 | |
| b3 | 4.57 | 5.02 | 5.46 | |
| С | 0.46 | 0.54 | 0.61 | |
| c2 | 0.46 | 0.54 | 0.61 | |
| D | 5.97 | 6.10 | 6.22 | |
| E | 6.35 | 6.54 | 6.73 | |
| е | 2.29 BSC | | | |
| Н | 9.40 | 9.91 | 10.41 | |
| L | 1.40 | 1.59 | 1.78 | |
| L1 | 2.90 REF | | | |
| L2 | 0.51 BSC | | | |
| L3 | 0.89 | | 1.27 | |
| L4 | | | 1.01 | |
| Z | 3.93 | | | |












BOTTOM VIEW


ALTERNATE CONSTRUCTIONS

NOTES:

- DIMENSIONING AND TOLERANCING ASME Y14.5M, 2018.

- CONTROLLING DIMENSION: MILLIMETERS.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR
 BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H. OPTIONAL MOLD FEATURE.





-5.80

RECOMMENDED MOUNTING FOOTPRINT*

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON10527D | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|---------------------------|--|--|--|
| DESCRIPTION: | DPAK3 6.10x6.54x2.28, 2.2 | DPAK3 6.10x6.54x2.28, 2.29P | | |


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DPAK3 6.10x6.54x2.28, 2.29P

CASE 369C **ISSUE J**

DATE 12 AUG 2025

GENERIC MARKING DIAGRAM*



XXXXXX = Device Code Α = Assembly Location = Wafer Lot L Υ = Year = Work Week ww = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: | STYLE 2: | STYLE 3: | ST | YLE 4: | STYLE 5: |
|---|---|--|-------|--|---|
| PIN 1. BASE | PIN 1. GATI | E PIN 1. AN | ODE P | IN 1. CATHODE | PIN 1. GATE |
| 2. COLLE | CTOR 2. DRA | IN 2. CA | THODE | ANODE | 2. ANODE |
| EMITTI | ER 3. SOU | RCE 3. AN | ODE | GATE | CATHODE |
| 4. COLLE | CTOR 4. DRA | IN 4. CA | THODE | 4. ANODE | 4. ANODE |
| STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2 | STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR | STYLE 8: PIN 1. N/C 2. CATHODE 3. ANODE 4. CATHODE | 3. RE | JODE NTHODE ESISTOR ADJUST NTHODE | STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. ANODE |

| DOCUMENT NUMBER: | 98AON10527D | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|---------------------------|--|--|--|
| DESCRIPTION: | DPAK3 6.10x6.54x2.28, 2.2 | DPAK3 6.10x6.54x2.28, 2.29P | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales