

## **POWER-DISTRIBUTION SWITCHES**

### **FEATURES**

- 33-mΩ (5-V Input) High-Side MOSFET Switch
- Short-Circuit and Thermal Protection
- Overcurrent Logic Output
- Operating Range . . . 2.7 V to 5.5 V
- Logic-Level Enable Input
- Typical Rise Time ... 6.1 ms
- Undervoltage Lockout
- Maximum Standby Supply Current . . . 10 μA
- No Drain-Source Back-Gate Diode
- Available in 8-Pin SOIC and PDIP Packages
- Ambient Temperature Range, -40°C to 85°C
- 2-kV Human-Body-Model, 200-V Machine-Model ESD Protection

### DESCRIPTION

The TPS202x family of power distribution switches is intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices are  $50\text{-m}\Omega$  N-channel MOSFET high-side power switches. The switch is controlled by a logic enable compatible with 5-V logic and 3-V logic. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS202x limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent ( $\overline{OC}$ ) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present.


The TPS202x devices differ only in short-circuit current threshold. The TPS2020 limits at 0.3-A load, the TPS2021 at 0.9-A load, the TPS2022 at 1.5-A load, the TPS2023 at 2.2-A load, and the TPS2024 at 3-A load (see Available Options). The TPS202x is available in an 8-pin small-outline integrated-circuit (SOIC) package and in an 8-pin dual in-line package (DIP) and operates over a junction temperature range of -40°C to 125°C.

	GENERAL SWITCH CATALOG								
33 mΩ, Single	80 m $\Omega$ , Single	80 mΩ, Dual	80 mΩ, Dual	80 m $\Omega$ , Triple	80 m $\Omega$ , Quad	80 mΩ, Quad			
TPS201xA 0.2 A to 2 A TPS202x 0.2 A to 2 A TPS203x 0.2 A to 2 A	TPS2014 600 mA TPS2015 1A TPS2041B 500 mA TPS2051B 500 mA TPS2045A 250 mA TPS2045A 250 mA TPS2055A 250 mA TPS2055A 10 mA TPS2065 1A TPS2068 1.5 A TPS2069 1.5 A	TPS2042B 500 mA TPS2052B 500 mA TPS2056B 500 mA TPS2056B 250 mA TPS2062 1A TPS206C 1A TPS206C 1A TPS206C 1.5 A TPS2064 1.5 A	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2092 250 mA TPS2091 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2053B 500 mA TPS2053B 500 mA TPS2057A 250 mA TPS2057A 250 mA TPS2063 1A TPS2067 1A	TPS2044B 500 mA TPS2054B 500 mA TPS2058 250 mA	TPS2085 500 mA TPS2086 500 mA TPS2086 500 mA TPS2097 500 mA TPS2097 250 mA TPS2097 250 mA			



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### • UL Listed - File No. E169910



## TPS2020, TPS2021 TPS2022, TPS2023, TPS2024



SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007

		RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES						
T <sub>A</sub>	ENABLE	CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SMALL OUTLINE (D) <sup>(1)</sup> PLASTIC DI (P)						
	Active low	0.2	0.3	TPS2020D	TPS2020P					
		0.6	0.9	TPS2021D	TPS2021P					
–40°C to 85°C		1	1.5	TPS2022D	TPS2022P					
		1.5	2.2	TPS2023D	TPS2023P					
		2	3	TPS2024D	TPS2024P					

#### Table 1. AVAILABLE OPTIONS

(1) The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2020DR)

#### **Power Switch** CS OUT IN **Y** Charge Pump Current EN Driver Limit OC UVLO Thermal GND Sense <sup>†</sup>Current Sense

#### **TPS2020 FUNCTIONAL BLOCK DIAGRAM**

#### **TERMINAL FUNCTIONS**

TE	RMINAL						
NAME	NO. D OR P	I/O	DESCRIPTION				
EN	4	Ι	nable input. Logic-low turns on power switch.				
GND	1	Ι	Ground				
IN	2, 3	Ι	Input voltage				
<u>OC</u>	5	0	vercurrent. Logic output, active-low				
OUT	6, 7, 8	0	Power-switch output				



### DETAILED DESCRIPTION

#### **POWER SWITCH**

The power switch is an N-channel MOSFET with a maximum on-state resistance of 50 m $\Omega$  (V<sub>I(IN)</sub> = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled.

#### CHARGE PUMP

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

#### DRIVER

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 9-ms range.

### ENABLE (EN)

The logic enable disables the power switch, the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10  $\mu$ A when a logic-high is present on  $\overline{EN}$ . A logic-zero input on  $\overline{EN}$  restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

### OVERCURRENT ( $\overline{OC}$ )

The OC open drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed.

### CURRENT SENSE

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver, in turn, reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

#### THERMAL SENSE

An internal thermal-sense circuit shuts off the power switch when the junction temperature rises to approximately 140°C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 20°C, the switch turns back on. The switch continues to cycle off and on until the fault is removed.

### UNDERVOLTAGE LOCKOUT

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

Submit Documentation Feedback

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

V <sub>I(IN)</sub> <sup>(2)</sup>	Input voltage range		–0.3 V to 6 V		
V <sub>O(OUT)</sub> <sup>(2)</sup>	Output voltage range		–0.3 V to V <sub>I(IN)</sub> + 0.3 V		
V <sub>I(EN)</sub>	Input voltage range		–0.3 V to 6 V		
I <sub>O(OUT)</sub>	Continuous output current		Internally limited		
	Continuous total power dissipation		See Dissipation Rating Table		
TJ	Operating virtual junction temperature rang	e	–40°C to 125°C		
T <sub>stg</sub>	Storage temperature range		–65°C to 150°C		
	Lead temperature soldering 1,6 mm (1/16 i	nch) from case for 10 seconds	260°C		
	Electrostatic discharge (ESD) protection:	Human body model	2 kV		
		Machine model	200 V		
		Charged device model (CDM)	750 V		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1175 mW	9.4 mW/°C	752 mW	611 mW

### **RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT
V <sub>I(IN)</sub>			2.7	5.5	V
V <sub>I(EN)</sub>	Input voltage		0	5.5	V
		TPS2020	0	0.2	
		TPS2021	0	0.6	
I <sub>O</sub>	Continuous output current	TPS2022	0	1	А
		TPS2023	0	1.5	
		TPS2024	0	2	
TJ	Operating virtual junction temperate	ure	-40	125	°C





### **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range, V<sub>I(IN)</sub> = 5.5 V, I<sub>O</sub> = rated current, EN = 0 V (unless otherwise noted)

	PARAMETER	T	EST CONDITION	S <sup>(1)</sup>	MIN	TYP	MAX	UNIT				
POWER	SWITCH				-							
		$V_{I(IN)} = 5 V, T_J =$	-			33	36					
		$V_{I(IN)} = 5 V, T_J =$	85°C, I <sub>O</sub> = 1.8 A			38	46					
		$V_{I(IN)} = 5 V, T_J =$	125°C, I <sub>O</sub> = 1.8 A		44	50						
		$V_{I(IN)}=3.3~V,~T_J$	= 25°C, I <sub>O</sub> = 1.8 A		37	41						
		$V_{I(IN)}=3.3~V,~T_J$	= 85°C, I <sub>O</sub> = 1.8 A	N Contraction of the second se		43	52					
-	Static drain-source on-state	$V_{I(IN)} = 3.3 V, T_{J}$	= 125°C, I <sub>O</sub> = 1.8	A		51	61					
r <sub>DS(on)</sub>	resistance	$V_{I(IN)} = 5 V, T_{J} =$	25°C, I <sub>O</sub> = 0.18 A			30	34	mΩ				
		$V_{I(IN)} = 5 V, T_{J} =$	85°C, I <sub>O</sub> = 0.18 A		35	41						
		$V_{I(IN)} = 5 V, T_{J} =$	125°C, I <sub>O</sub> = 0.18	Α		39	47					
		V <sub>I(IN)</sub> = 3.3 V, T <sub>J</sub>	= 25°C, I <sub>O</sub> = 0.18	A		33	37					
		$V_{I(IN)} = 3.3 \text{ V}, \text{ T}_{J}$	= 85°C, I <sub>O</sub> = 0.18	A		39	46					
		( )	= 125°C, I <sub>O</sub> = 0.18			44	56					
		( )	-			6.1		ms				
t <sub>r</sub>	Rise time, output		$V_{I(IN)} = 5.5$ V, C <sub>L</sub> = 1 μF, T <sub>J</sub> = 25°C, R <sub>L</sub> = 10 Ω $V_{I(IN)} = 2.7$ V, C <sub>L</sub> = 1 μF, T <sub>J</sub> = 25°C, R <sub>L</sub> = 10 Ω									
		V <sub>I(IN)</sub> = 5.5 V, C <sub>L</sub>	= 1 µF, T <sub>J</sub> = 25°C	, R <sub>L</sub> = 10 Ω		3.4						
t <sub>f</sub>	Fall time, output	$V_{I(IN)} = 2.7 V, C_{I}$	= 1 μF, T <sub>J</sub> = 25°C		3		ms					
ENABLE	E INPUT (EN)		· •									
V <sub>IH</sub>	High-level input voltage	2.7 V≤ V <sub>I(IN)</sub> ≤ 5.5	5 V	2			V					
		$4.5 V \le V_{I(IN)} \le 5.$					0.8	.,				
V <sub>IL</sub>	Low-level input voltage	$2.7 \text{ V} \le \text{V}_{I(IN)} \le 4.$	5 V				0.5	0.5 V				
I <sub>I</sub>	Input current		$\overline{EN} = 0 \text{ V or } \overline{EN} = V_{1( N )}$					μA				
t <sub>on</sub>	Turnon time	$C_{L} = 100 \ \mu F, R_{L} =$	( )				20					
t <sub>off</sub>	Turnoff time	C <sub>L</sub> = 100 μF, R <sub>L</sub> =					40	ms				
-	NT LIMIT											
				TPS2020	0.22	0.3	0.4					
		T <sub>J</sub> = 25°C, V <sub>I</sub> = 5	5.\/	TPS2021	0.66	0.9	1.1					
l <sub>os</sub>	Short-circuit output current	OUT connected t		TPS2022	1.1	1.5	1.8					
		Device enabled i	nto short circuit	TPS2023	1.65	2.2	2.7					
				TPS2024	2.2	3	3.8					
SUPPLY	CURRENT											
				$T_J = 25^{\circ}C$		0.3	1					
Supply c	urrent, low-level output	No load on OUT	$\overline{EN} = V_{I(IN)}$	_40°C ≤ T <sub>J</sub> ≤				μA				
				125°C			10					
				$T_J = 25^{\circ}C$		58	75					
Supply c	urrent, high-level output	No load on OUT	<u>EN</u> = 0 V	–40°C ≤ T <sub>J</sub> ≤ 125°C		75	100	μA				
Leakage	current	OUT connected to ground	$\overline{EN} = V_{I(IN)}$	–40°C ≤ T <sub>J</sub> ≤ 125°C		10		μA				
	VOLTAGE LOCKOUT			<u> </u>								
Low-leve	el input voltage				2		2.5	V				
Hysteres	sis	$T_J = 25^{\circ}C$				100		mV				
OVERCI	URRENT (OC)											
Output lo	ow voltage	$I_{O} = 10 \text{ mA}, V_{OL}$	(JC)				0.4	V				
Off-state	current <sup>(2)</sup>	$V_0 = 5 V, V_0 = 3$	.3 V				1	μA				

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

(2) Specified by design, not production tested.

Copyright © 1998–2007, Texas Instruments Incorporated

## TPS2020, TPS2021 TPS2022, TPS2023, TPS2024



SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007

### PARAMETER MEASURMENT INFORMATION





Figure 1. Test Circuit and Voltage Waveforms



### PARAMETER MEASURMENT INFORMATION (continued)

### TABLE OF TIMING DIAGRAMS

	FIGURE
Turnon Delay and Rise Time	2
Turnoff Delay and Fall Time	3
Turnon Delay and Rise TIme with 1-µF Load	4
Turnoff Delay and Rise TIme with 1-µF Load	5
Device Enabled into Short	6
TPS2020, TPS2021, TPS2022, TPS2023, and TPS2024, Ramped Load on Enabled Device	7, 8, 9, 10, 11
TPS2024, Inrush Current	12
7.9- $\Omega$ Load Connected to an Enabled TPS2020 Device	13
3.7-Ω Load Connected to an Enabled TPS2020 Device	14
3.7- $\Omega$ Load Connected to an Enabled TPS2021 Device	15
2.6-Ω Load Connected to an Enabled TPS2021 Device	16
2.6- $\Omega$ Load Connected to an Enabled TPS2022 Device	17
1.2- $\Omega$ Load Connected to an Enabled TPS2022 Device	18
1.2-Ω Load Connected to an Enabled TPS2023 Device	19
0.9-Ω Load Connected to an Enabled TPS2023 Device	20
0.9-Ω Load Connected to an Enabled TPS2024 Device	21
0.5-Ω Load Connected to an Enabled TPS2024 Device	22










Figure 3. Turnoff Delay and Fall Time










Figure 6. Device Enabled Into Short




Figure 5. Turnoff Delay and Fall Time with 1- $\mu$ F Load





Figure 7. TPS2020, Ramped Load on Enabled Device

### TEXAS INSTRUMENTS www.ti.com

SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007








Figure 9. TPS2022, Ramped Load on Enabled Device





Figure 11. TPS2024, Ramped Load on Enabled Device



 $\begin{array}{l} \mathsf{V_{I(IN)}=5~V}\\ \mathsf{R_{L}=7.9~\Omega} \end{array}$ 

T<sub>A</sub> = 25°C



Device

Figure 13. 7.9-Ω Load Connected to an Enabled TPS2020 Device

-<del>||</del>|||||





Figure 15. 3.7-Ω Load Connected to an Enabled TPS2021 Device



## TPS2020, TPS2021 TPS2022, TPS2023, TPS2024

#### SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007








Figure 18. 1.2-Ω Load Connected to an Enabled TPS2022 Device




Figure 17. 2.6-Ω Load Connected to an Enabled TPS2022 Device




Figure 19. 1.2-Ω Load Connected to an Enabled TPS2023 Device







Figure 22. 0.5-Ω Load Connected to an Enabled TPS2024 Device



### **TYPICAL CHARACTERISTICS**

#### **TABLE OF GRAPHS**

			FIGURE
t <sub>d(on)</sub>	Turnon delay time	vs Output voltage	23
t <sub>d(off)</sub>	Turnoff delay time	vs Input voltage	24
t <sub>r</sub>	Rise time	vs Load current	25
t <sub>f</sub>	Fall time	vs Load current	26
	Supply current (enabled)	vs Junction temperature	27
	Supply current (disabled)	vs Junction temperature	28
	Supply current (enabled)	vs Input voltage	29
	Supply current (disabled)	vs Input voltage	30
	Chart size it surges at limit	vs Input voltage	31
I <sub>OS</sub>	Short-circuit current limit	vs Junction temperature	32
		vs Input voltage	33
		vs Junction temperature	34
r <sub>DS(on)</sub>	Static drain-source on-state resistance	vs Input voltage	35
		vs Junction temperature	36
VI	Input voltage	Undervoltage lockout	37







Figure 27.

Figure 28.


IEXAS RUMENTS /ww.ti.com





Downloaded from Arrow.com.





Downloaded from Arrow.com.



## UNDERVOLTAGE LOCKOUT 2.5 2.4 Start Threshold V<sub>I</sub> – Input Voltage – V 2.3 2.2 Stop Threshold 2.1 2 -50 0 50 100 150 $T_J$ – Temperature – °C

Figure 37.

## TPS2020, TPS2021 TPS2022, TPS2023, TPS2024

SLVS175C-DECEMBER 1998-REVISED SEPTEMBER 2007



### **APPLICATION INFORMATION**




Figure 38. Typical Application

### POWER SUPPLY CONSIDERATIONS

A 0.01- $\mu$ F to 0.1- $\mu$ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output and input pins is recommended when the output load is heavy. This precaution reduces power supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- $\mu$ F to 0.1- $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

### OVERCURRENT

A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied, see Figure 6. The TPS202x senses the short and immediately switches into a constant-current output.

In the second condition, the excessive load occurs while the device is enabled. At the instant the excessive load occurs, very high currents may flow for a short time before the current-limit circuit can react (see Figures 13–22). After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figures 7–11). The TPS202x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

### OC RESPONSE

The  $\overline{OC}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. An RC filter can be connected to the  $\overline{OC}$  pin to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.






Figure 39. Typical Circuit for OC Pin and RC Filter for Damping Inrush OC Responses

### POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find  $r_{DS(on)}$  at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from Figures 33–36. Next, calculate the power dissipation using:

 $P_D = r_{DS(on)} \times I^2$ 

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where:

 $T_A$  = Ambient temperature °C

 $R_{\theta,JA}$  = Thermal resistance—SOIC = 172°C/W, PDIP = 106°C/W

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get an acceptable answer.

### THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS202x into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

### UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at powerup. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

### **GENERIC HOT-PLUG APPLICATIONS (See Figure 40)**

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Because of the controlled rise times and fall times of the TPS202x series, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS202x also ensures the switch is off after the card has been removed, and the switch remains off during the next insertion. The UVLO feature ensures a soft start with a controlled rise time for every insertion of the card or module.




Figure 40. Typical Hot-Plug Implementation

By placing the TPS202x between the  $V_{CC}$  input and the rest of the circuitry, the input power reaches this device first after insertion. The typical rise time of the switch is approximately 9 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2020D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2020	Samples
TPS2020DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2020	Samples
TPS2021D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2021	Samples
TPS2021DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2021	Samples
TPS2021DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2021	Samples
TPS2021DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2021	Samples
TPS2021P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPS2021P	Samples
TPS2022D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2022	Samples
TPS2022DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2022	Samples
TPS2022DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2022	Samples
TPS2023D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2023	Samples
TPS2023DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2023	Samples
TPS2023P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPS2023P	Samples
TPS2024D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2024	Samples
TPS2024DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2024	Samples
TPS2024DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2024	Samples
TPS2024P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TPS2024P	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.



**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS2020, TPS2021, TPS2022, TPS2024 :

• Automotive : TPS2020-Q1, TPS2021-Q1, TPS2022-Q1, TPS2024-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2020DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2021DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2022DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2023DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2024DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

31-Oct-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2020DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2021DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2022DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2023DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2024DR	SOIC	D	8	2500	340.5	338.1	20.6

### TEXAS INSTRUMENTS

www.ti.com

31-Oct-2023

### TUBE



## - B - Alignment groove width

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS2020D	D	SOIC	8	75	507	8	3940	4.32
TPS2021D	D	SOIC	8	75	507	8	3940	4.32
TPS2021DG4	D	SOIC	8	75	507	8	3940	4.32
TPS2021P	Р	PDIP	8	50	506	13.97	11230	4.32
TPS2022D	D	SOIC	8	75	507	8	3940	4.32
TPS2022DG4	D	SOIC	8	75	507	8	3940	4.32
TPS2023D	D	SOIC	8	75	507	8	3940	4.32
TPS2023P	Р	PDIP	8	50	506	13.97	11230	4.32
TPS2024D	D	SOIC	8	75	507	8	3940	4.32
TPS2024P	Р	PDIP	8	50	506	13.97	11230	4.32

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.




# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear almensions are in incres (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated