
maXTouch 1066-node Touchscreen Controller

maXTouch[®] Adaptive Sensing Touchscreen Technology

- Up to 41 X (transmit) lines and 26 Y (receive) lines for use by touchscreen and keys.
- A maximum of 1066 nodes can be allocated to the touchscreen
- Touchscreen size of 12.4 inches (16:10 aspect ratio), assuming a sensor electrode pitch of 6.5 mm. Other sizes are possible with different electrode pitches and appropriate sensor material
- Multiple touch support with up to 16 concurrent touches tracked in real time

Keys

- Up to 32 nodes can be allocated as mutual capacitance sensor keys (subject to other configurations)
- Adjacent Key Suppression (AKS) technology is supported for false key touch prevention

Touch Sensor Technology

- Discrete/out-cell support including glass and PET film-based sensors
- Support for standard (for example, Diamond) and proprietary sensor patterns (review of designs by Microchip or a Microchip-qualified touch sensor module partner is recommended)

Front Panel Material

- Works with PET or glass, including curved profiles (configuration and stack-up to be approved by Microchip or a Microchip-qualified touch sensor module partner)
- Glass 0.4 mm to 4.5 mm (dependent on screen size, touch size, configuration and stack-up)
- Plastic 0.2 mm to 2.2 mm (dependent on screen size, touch size, configuration and stack-up)

Touch Performance

- Moisture/Water Compensation
 - No false touch with condensation or water drop up to 22 mm diameter
 - One-finger tracking with condensation or water drop up to 22 mm diameter

- Glove Support
 - Multiple-finger glove touches up to 1.5 mm thickness (subject to stack-up design)
 - Single-finger glove touch up to 5 mm thickness (subject to stack-up design)
- Mutual capacitance and self capacitance measurements supported for robust touch detection
- Noise suppression technology to combat ambient, charger, and power-line noise
 - Up to 240 V_{PP} between 1 Hz and 1 kHz sinusoidal waveform
 - Up to 20 V_{PP} between 1 kHz and 1 MHz sinusoidal waveform
- Stylus Support
 - Supports passive stylus with 1.5 mm contact diameter, subject to configuration, stack-up, and sensor design
- Scan Speed
 - Up to 250 Hz reporting rate for one finger (subject to configuration)
 - Typical report rate for 16 touches ≥ 100 Hz (subject to configuration)
 - Initial touch latency <10 ms for first touch from idle (subject to configuration)
 - Configurable to allow for power and speed optimization

On-chip Gestures

- Supports wake up/unlock gestures, including symbol recognition

Enhanced Algorithms

- Lens bending algorithms to remove display noise
- Touch suppression algorithms to remove unintentional large touches, such as palm
- Palm Recovery Algorithm for quick restoration to normal state

Product Data Store Area

- Up to 60 bytes of user-defined data can be stored during production

Power Saving

- Programmable timeout for automatic transition from active to idle states
- Pipelined analog sensing detection and digital processing to optimize system power efficiency

MXT1066T2 1.4

Application Interfaces

- I²C slave with support for Standard mode (up to 100 kHz), Fast mode (up to 400 kHz), Fast-mode Plus (up to 1 MHz), High Speed mode (up to 3.4 MHz)
- Interrupt to indicate when a message is available
- SPI Debug Interface to read the raw data for tuning and debugging purposes

Power Supply

- Digital (Vdd) 3.3 V nominal
- Digital I/O (VddIO) 3.3 V nominal
- Analog (AVdd) 3.3 V nominal
- High voltage internal X line drive (XVdd) 6.6 V with internal voltage pump
- High voltage internal X line drive (XVdd) 9.9 V with internal voltage pump

Packages



















































































































- 114-ball UFBGA 7 × 5 × 0.65 mm, 0.5 mm pitch, High Density Interconnect
- 117-ball UFBGA 9.5 × 7 × 0.65 mm, 0.65 mm pitch, non-HDI package

Operating Temperature

- -40°C to +85°C

PIN CONFIGURATION

114-ball UFBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	 X21	 X22	 XVDD	 Y23	 Y19	 Y15	 Y11	 Y7	 Y3	 Y0	 AVDD	 X1	 X0
B	 X23	 X24	 GND	 Y24	 Y20	 Y16	 Y12	 Y8	 Y4	 Y1	 GND	 X3	 X2
C	 X25	 X26	 GND	 Y25	 Y21	 Y17	 Y13	 Y9	 Y5	 Y2	 XVDD	 X5	 X4
D	 X27	 X28	 X29	 AVDD	 Y22	 Y18	 Y14	 Y10	 Y6	 GND	 X8	 X7	 X6
E	 X30	 X31	 X32	 AVDD	 GND				 GND	 VDDIO	 X11	 X10	 X9
F	 X33	 X34	 X35	 VDDIO	 NC	 NOISE_IN	 GPIO1	 GPIO5	 <u>DBG_SS</u> TEST	 PTCX4	 X14	 X13	 X12
G	 X36	 X37	 XVDD	 <u>RESET</u>	 ADDSEL	 I2CMODE	 GPIO0	 GPIO4	 DBG_DAT A	 PTCX3	 XVDD	 X16	 X15
H	 X38	 X39	 EXTCAP0	 EXTCAP2	 SDA	 RESV	 <u>CHG</u>	 GPIO3	 DBG_CLK	 PTCX2	 PTCX6	 X18	 X17
J	 X40	 DS0	 EXTCAP1	 EXTCAP3	 SCL	 VDDCORE	 VDD	 GPIO2	 PTCX0	 PTCX1	 PTCX5	 X20	 X19

Top View

TABLE 0-1: PIN LISTING – 114-BALL UFBGA

Ball	Name	Type	Supply	Description	If Unused...
A1	X21	S	XVdd	X line connection	Leave open
A2	X22	S	XVdd	X line connection	Leave open
A3	XVDD	P	–	X line drive power (internally generated). WARNING: The device may be permanently damaged if this pin is shorted to ground or high current is drawn from it.	–
A4	Y23	S	AVdd	Y line connection	Leave open
A5	Y19	S	AVdd	Y line connection	Leave open
A6	Y15	S	AVdd	Y line connection	Leave open
A7	Y11	S	AVdd	Y line connection	Leave open
A8	Y7	S	AVdd	Y line connection	Leave open
A9	Y3	S	AVdd	Y line connection	Leave open
A10	Y0	S	AVdd	Y line connection	Leave open
A11	AVDD	P	–	Analog power	–
A12	X1	S	XVdd	X line connection	Leave open
A13	X0	S	XVdd	X line connection	Leave open
B1	X23	S	XVdd	X line connection	Leave open
B2	X24	S	XVdd	Y line connection	Leave open
B3	GND	P	–	Ground	–
B4	Y24	S	AVdd	Y line connection	Leave open
B5	Y20	S	AVdd	Y line connection	Leave open
B6	Y16	S	AVdd	Y line connection	Leave open
B7	Y12	S	AVdd	Y line connection	Leave open
B8	Y8	S	AVdd	Y line connection	Leave open
B9	Y4	S	AVdd	Y line connection	Leave open
B10	Y1	S	AVdd	Y line connection	Leave open
B11	GND	P	–	Ground	–
B12	X3	S	XVdd	X line connection	Leave open
B13	X2	S	XVdd	X line connection	Leave open
C1	X25	S	XVdd	X line connection	Leave open
C2	X26	S	XVdd	X line connection	Leave open
C3	GND	P	–	Ground	–
C4	Y25	S	AVdd	Y line connection	Leave open
C5	Y21	S	AVdd	Y line connection	Leave open
C6	Y17	S	AVdd	Y line connection	Leave open
C7	Y13	S	AVdd	Y line connection	Leave open
C8	Y9	S	AVdd	Y line connection	Leave open
C9	Y5	S	AVdd	Y line connection	Leave open
C10	Y2	S	AVdd	Y line connection	Leave open
C11	XVDD	P	–	X line drive power (internally generated). WARNING: The device may be permanently damaged if this pin is shorted to ground or high current is drawn from it.	–

TABLE 0-1: PIN LISTING – 114-BALL UFBGA (CONTINUED)

Ball	Name	Type	Supply	Description	If Unused...
C12	X5	S	XVdd	X line connection	Leave open
C13	X4	S	XVdd	X line connection	Leave open
D1	X27	S	XVdd	X line connection	Leave open
D2	X28	S	XVdd	X line connection	Leave open
D3	X29	S	XVdd	X line connection	Leave open
D4	AVDD	P	–	Analog power	–
D5	Y22	S	AVdd	Y line connection	Leave open
D6	Y18	S	AVdd	Y line connection	Leave open
D7	Y14	S	AVdd	Y line connection	Leave open
D8	Y10	S	AVdd	Y line connection	Leave open
D9	Y6	S	AVdd	Y line connection	Leave open
D10	GND	P	–	Ground	–
D11	X8	S	XVdd	X line connection	Leave open
D12	X7	S	XVdd	X line connection	Leave open
D13	X6	S	XVdd	X line connection	Leave open
E1	X30	S	XVdd	X line connection	Leave open
E2	X31	S	XVdd	X line connection	Leave open
E3	X32	S	XVdd	X line connection	Leave open
E4	AVDD	P	–	Analog power	–
E5	GND	P	–	Ground	–
E9	GND	P	–	Ground	–
E10	VDDIO	P	–	Digital power	–
E11	X11	S	XVdd	X line connection	Leave open
E12	X10	S	XVdd	X line connection	Leave open
E13	X9	S	XVdd	X line connection	Leave open
F1	X33	S	XVdd	X line connection	Leave open
F2	X34	S	XVdd	X line connection	Leave open
F3	X35	S	XVdd	X line connection	Leave open
F4	VDDIO	P	–	Digital power	–
F5	NC	–	–	–	–
F6	NOISE_IN	I	VddIO	External noise present input	Connect to GND
F7	GPIO1	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
F8	GPIO5	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
F9	$\overline{\text{DBG_SS}}$	O	VddIO	Primary Debug SS line. Pull up to VddIO; see Section 2.3.10 “SPI Debug Interface”	Connect to test point Pull up to VddIO
	$\overline{\text{TEST}}$	–		Reserved for factory use; pull up to VddIO	
F10	PTCXY4	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
F11	X14	S	XVdd	X line connection	Leave open
F12	X13	S	XVdd	X line connection	Leave open
F13	X12	S	XVdd	X line connection	Leave open
G1	X36	S	XVdd	X line connection	Leave open

TABLE 0-1: PIN LISTING – 114-BALL UFBGA (CONTINUED)

Ball	Name	Type	Supply	Description	If Unused...
G2	X37	S	XVdd	X line connection	Leave open
G3	XVDD	P	–	X line drive power (internally generated). WARNING: The device may be permanently damaged if this pin is shorted to ground or high current is drawn from it.	–
G4	$\overline{\text{RESET}}$	I	VddIO	Reset low. Connection to host system is recommended	Pull up to VddIO
G5	ADDSEL	I	VddIO	I2C address select; see Section 7.1 “I2C Address Selection – ADDSEL Pin”	–
G6	I2CMODE	I	VddIO	Not used on this device. Leave the pin unconnected (or pull up to VddIO); it must not be tied to ground.	Leave open or pull up to VddIO
G7	GPIO0	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
G8	GPIO4	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
G9	DBG_DATA	O	VddIO	Debug data; see Section 2.3.10 “SPI Debug Interface”	Leave open
G10	PTCXY3	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
G11	XVDD	P	–	X line drive power (internally generated). WARNING: The device may be permanently damaged if this pin is shorted to ground or high current is drawn from it.	–
G12	X16	S	XVdd	X line connection	Leave open
G13	X15	S	XVdd	X line connection	Leave open
H1	X38	S	XVdd	X line connection	Leave open
H2	X39	S	XVdd	X line connection	Leave open
H3	EXTCAP0	P	–	Connect to EXTCAP1 via capacitor; see Section 2.3.4 “Internal Voltage Pump”	Leave open
H4	EXTCAP2	P	–	Connect to EXTCAP3 via capacitor; see Section 2.3.4 “Internal Voltage Pump”	Leave open
H5	SDA	OD	VddIO	Serial interface data	Leave open
H6	RESV	–	VddIO	Reserved for factory use	Connect to GND
H7	$\overline{\text{CHG}}$	OD	VddIO	State change interrupt Note: Briefly set (~100 ms) as an input after power-up/reset for diagnostic purposes	Pull up to VddIO
H8	GPIO3	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
H9	DBG_CLK	O	VddIO	Debug clock; see Section 2.3.10 “SPI Debug Interface”	Leave open
H10	PTCXY2	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
H11	PTCXY6	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
H12	X18	S	XVdd	X line connection	Leave open
H13	X17	S	XVdd	X line connection	Leave open
J1	X40	S	XVdd	X line connection	Leave open
J2	DS0	O	AVdd	Driven Shield signal; used as guard track between X/Y signals and ground	Leave open
J3	EXTCAP1	P	–	Connect to EXTCAP0 via capacitor; see Section 2.3.4 “Internal Voltage Pump”	Leave open
J4	EXTCAP3	P	–	Connect to EXTCAP2 via capacitor; see Section 2.3.4 “Internal Voltage Pump”	Leave open
J5	SCL	OD	VddIO	Serial clock input	Leave open

TABLE 0-1: PIN LISTING – 114-BALL UFBGA (CONTINUED)






















































































































Ball	Name	Type	Supply	Description	If Unused...
J6	VDDCORE	P	–	Digital core power	–
J7	VDD	P	–	Digital power	–
J8	GPIO2	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
J9	PTCXY0	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
J10	PTCXY1	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
J11	PTCXY5	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
J12	X20	S	XVdd	X line connection	Leave open
J13	X19	S	XVdd	X line connection	Leave open

Key:

I	Input only	O	Output only	I/O	Input or output
OD	Open drain output	P	Ground or power	S	Sense pin

MXT1066T2 1.4

117-ball UFBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	 X21	 X22	 XVDD	 Y23	 Y19	 Y15	 Y11	 Y7	 Y3	 Y0	 AVDD	 X1	 X0
B	 X23	 X24	 GND	 Y24	 Y20	 Y16	 Y12	 Y8	 Y4	 Y1	 GND	 X3	 X2
C	 X25	 X26	 GND	 Y25	 Y21	 Y17	 Y13	 Y9	 Y5	 Y2	 XVDD	 X5	 X4
D	 X27	 X28	 X29	 AVDD	 Y22	 Y18	 Y14	 Y10	 Y6	 GND	 X8	 X7	 X6
E	 X30	 X31	 X32	 AVDD	 GND	 VDDCORE	 VDD	 GND	 VDDIO	 XVDD	 X11	 X10	 X9
F	 X33	 X34	 X35	 VDDIO	 NC	 $\overline{\text{CHG}}$	 GPIO3	 DBG_DAT A	 $\overline{\text{DBG_SS}}$ TEST	 PTCX Y6	 X14	 X13	 X12
G	 X36	 X37	 XVDD	 $\overline{\text{RESET}}$	 ADDSEL	 NOISE_IN	 GPIO2	 DBG_CLK	 PTCX Y2	 PTCX Y5	 RESV	 X16	 X15
H	 X38	 X39	 EXTCAP0	 EXTCAP2	 SDA	 I2CMODE	 GPIO1	 GPIO5	 PTCX Y1	 PTCX Y4	 RESV	 X18	 X17
J	 X40	 DS0	 EXTCAP1	 EXTCAP3	 SCL	 RESV	 GPIO0	 GPIO4	 PTCX Y0	 PTCX Y3	 RESV	 X20	 X19

Top View

TABLE 0-2: PIN LISTING – 117-BALL UFBGA

Ball	Name	Type	Supply	Description	If Unused...
A1	X21	S	XVdd	X line connection	Leave open
A2	X22	S	XVdd	X line connection	Leave open
A3	XVDD	P	–	X line drive power (internally generated). WARNING: The device may be permanently damaged if this pin is shorted to ground or high current is drawn from it.	–
A4	Y23	S	AVdd	Y line connection	Leave open
A5	Y19	S	AVdd	Y line connection	Leave open
A6	Y15	S	AVdd	Y line connection	Leave open
A7	Y11	S	AVdd	Y line connection	Leave open
A8	Y7	S	AVdd	Y line connection	Leave open
A9	Y3	S	AVdd	Y line connection	Leave open
A10	Y0	S	AVdd	Y line connection	Leave open
A11	AVDD	P	–	Analog power	–
A12	X1	S	XVdd	X line connection	Leave open
A13	X0	S	XVdd	X line connection	Leave open
B1	X23	S	XVdd	X line connection	Leave open
B2	X24	S	XVdd	Y line connection	Leave open
B3	GND	P	–	Ground	–
B4	Y24	S	AVdd	Y line connection	Leave open
B5	Y20	S	AVdd	Y line connection	Leave open
B6	Y16	S	AVdd	Y line connection	Leave open
B7	Y12	S	AVdd	Y line connection	Leave open
B8	Y8	S	AVdd	Y line connection	Leave open
B9	Y4	S	AVdd	Y line connection	Leave open
B10	Y1	S	AVdd	Y line connection	Leave open
B11	GND	P	–	Ground	–
B12	X3	S	XVdd	X line connection	Leave open
B13	X2	S	XVdd	X line connection	Leave open
C1	X25	S	XVdd	X line connection	Leave open
C2	X26	S	XVdd	X line connection	Leave open
C3	GND	P	–	Ground	–
C4	Y25	S	AVdd	Y line connection	Leave open
C5	Y21	S	AVdd	Y line connection	Leave open
C6	Y17	S	AVdd	Y line connection	Leave open
C7	Y13	S	AVdd	Y line connection	Leave open
C8	Y9	S	AVdd	Y line connection	Leave open
C9	Y5	S	AVdd	Y line connection	Leave open
C10	Y2	S	AVdd	Y line connection	Leave open
C11	XVDD	P	–	X line drive power (internally generated). WARNING: The device may be permanently damaged if this pin is shorted to ground or high current is drawn from it.	–

TABLE 0-2: PIN LISTING – 117-BALL UFBGA (CONTINUED)

Ball	Name	Type	Supply	Description	If Unused...
C12	X5	S	XVdd	X line connection	Leave open
C13	X4	S	XVdd	X line connection	Leave open
D1	X27	S	XVdd	X line connection	Leave open
D2	X28	S	XVdd	X line connection	Leave open
D3	X29	S	XVdd	X line connection	Leave open
D4	AVDD	P	–	Analog power	–
D5	Y22	S	AVdd	Y line connection	Leave open
D6	Y18	S	AVdd	Y line connection	Leave open
D7	Y14	S	AVdd	Y line connection	Leave open
D8	Y10	S	AVdd	Y line connection	Leave open
D9	Y6	S	AVdd	Y line connection	Leave open
D10	GND	P	–	Ground	–
D11	X8	S	XVdd	X line connection	Leave open
D12	X7	S	XVdd	X line connection	Leave open
D13	X6	S	XVdd	X line connection	Leave open
E1	X30	S	XVdd	X line connection	Leave open
E2	X31	S	XVdd	X line connection	Leave open
E3	X32	S	XVdd	X line connection	Leave open
E4	AVDD	P	–	Analog power	–
E5	GND	P	–	Ground	–
E6	VDDCORE	P	–	Digital core power	–
E7	VDD	P	–	Digital power	–
E8	GND	P	–	Ground	–
E9	VDDIO	P	–	Digital power	–
E10	XVDD	P	–	X line drive power (internally generated). WARNING: The device may be permanently damaged if this pin is shorted to ground or high current is drawn from it.	–
E11	X11	S	XVdd	X line connection	Leave open
E12	X10	S	XVdd	X line connection	Leave open
E13	X9	S	XVdd	X line connection	Leave open
F1	X33	S	XVdd	X line connection	Leave open
F2	X34	S	XVdd	X line connection	Leave open
F3	X35	S	XVdd	X line connection	Leave open
F4	VDDIO	P	–	Digital power	–
F5	NC	–	–	–	–
F6	$\overline{\text{CHG}}$	OD	VddIO	Change line interrupt	Pull up to VddIO
F7	GPIO3	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
F8	DBG_DATA	O	VddIO	Debug data; see Section 2.3.10 “SPI Debug Interface”	Leave open
F9	$\overline{\text{DBG_SS}}$	O	VddIO	Primary Debug SS line. Pull up to VddIO; see Section 2.3.10 “SPI Debug Interface”	Connect to test point Pull up to VddIO
	$\overline{\text{TEST}}$	–		Reserved for factory use; pull up to VddIO	
F10	PTCXY6	I/O	AVdd	Peripheral Touch Controller Channel	Leave open

TABLE 0-2: PIN LISTING – 117-BALL UFBGA (CONTINUED)

Ball	Name	Type	Supply	Description	If Unused...
F11	X14	S	XVdd	X line connection	Leave open
F12	X13	S	XVdd	X line connection	Leave open
F13	X12	S	XVdd	X line connection	Leave open
G1	X36	S	XVdd	X line connection	Leave open
G2	X37	S	XVdd	X line connection	Leave open
G3	XVDD	P	–	X line drive power (internally generated). WARNING: The device may be permanently damaged if this pin is shorted to ground or high current is drawn from it.	–
G4	$\overline{\text{RESET}}$	I	VddIO	Reset low. Connection to host system is recommended	Pull up to VddIO
G5	ADDSEL	I	VddIO	I2C address select; see Section 7.1 “I2C Address Selection – ADDSEL Pin”	–
G6	NOISE_IN	I	VddIO	External noise present input	Connect to GND
G7	GPIO2	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
G8	DBG_CLK	O	VddIO	Debug clock; see Section 2.3.10 “SPI Debug Interface”	Leave open
G9	PTCXY2	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
G10	PTCXY5	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
G11	RESV	I/O	–	Reserved for future use	Leave open
G12	X16	S	XVdd	X line connection	Leave open
G13	X15	S	XVdd	X line connection	Leave open
H1	X38	S	XVdd	X line connection	Leave open
H2	X39	S	XVdd	X line connection	Leave open
H3	EXTCAP0	P	–	Connect to EXTCAP1 via capacitor; see Section 2.3.4 “Internal Voltage Pump”	Leave open
H4	EXTCAP2	P	–	Connect to EXTCAP3 via capacitor; see Section 2.3.4 “Internal Voltage Pump”	Leave open
H5	SDA	OD	VddIO	Serial interface data	Leave open
H6	I2CMODE	I	VddIO	Not used on this device. Leave the pin unconnected (or pull up to VddIO); it must not be tied to ground.	Leave open or pull up to VddIO
H7	GPIO1	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
H8	GPIO5	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
H9	PTCXY1	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
H10	PTCXY4	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
H11	RESV	I/O	–	Reserved for future use	Leave open
H12	X18	S	XVdd	X line connection	Leave open
H13	X17	S	XVdd	X line connection	Leave open
J1	X40	S	XVdd	X line connection	Leave open
J2	DS0	O	AVdd	Driven Shield signal; used as guard track between X/Y signals and ground	Leave open
J3	EXTCAP1	P	–	Connect to EXTCAP0 via capacitor; see Section 2.3.4 “Internal Voltage Pump”	Leave open
J4	EXTCAP3	P	–	Connect to EXTCAP2 via capacitor; see Section 2.3.4 “Internal Voltage Pump”	Leave open
J5	SCL	OD	VddIO	Serial clock input	Leave open

TABLE 0-2: PIN LISTING – 117-BALL UFBGA (CONTINUED)

Ball	Name	Type	Supply	Description	If Unused...
J6	RESV	–	VddIO	Reserved for factory use	Connect to GND
J7	GPIO0	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
J8	GPIO4	I/O	VddIO	General purpose IO; see Section 2.3.9 “GPIO Pins”	Connect to GND
J9	PTCXY0	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
J10	PTCXY3	I/O	AVdd	Peripheral Touch Controller Channel	Leave open
J11	RESV	I/O	–	Reserved for future use	Leave open
J12	X20	S	XVdd	X line connection	Leave open
J13	X19	S	XVdd	X line connection	Leave open

Key:

I	Input only	O	Output only	I/O	Input or output
OD	Open drain output	P	Ground or power	S	Sense pin

TABLE OF CONTENTS

Pin configuration	3
Table of Contents	13
To Our Valued Customers	14
1.0 Overview of mXT1066T2	15
2.0 Schematic	16
3.0 Touchscreen Basics	20
4.0 Sensor Layout	21
5.0 Power-up / Reset Requirements	23
6.0 Detailed Operation	26
7.0 Host Communications	29
8.0 I2C Communications	30
9.0 PCB Design Considerations	36
10.0 Getting Started with mXT1066T2	39
11.0 Debugging and Tuning	43
12.0 Specifications	44
13.0 Packaging Information	54
Appendix A. Associated Documents	57
Appendix B. Revision History	58
Product Identification System	62
The Microchip Web Site	63
Customer Change Notification Service	63
Customer Support	63

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (for example, DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting Microchip, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at <http://www.microchip.com> to receive the most current information on all of our products.

1.0 OVERVIEW OF MXT1066T2

The Microchip maXTouch family of touch controllers brings industry-leading capacitive touch performance to customer applications. The mXT1066T2 features the latest generation of Microchip adaptive sensing technology that utilizes a hybrid mutual and self capacitive sensing system in order to deliver unparalleled touch features and a robust user experience.

- **Patented capacitive sensing method** – The mXT1066T2 uses a unique charge-transfer acquisition engine to implement Microchip's patented capacitive sensing method. Coupled with a state-of-the-art CPU, the entire touchscreen sensing solution can measure, classify and track a number of individual finger touches with a high degree of accuracy in the shortest response time.
- **Capacitive Touch Engine (CTE)** – The mXT1066T2 features an acquisition engine, which uses an optimal measurement approach to ensure almost complete immunity from parasitic capacitance on the receiver input lines. The engine includes sufficient dynamic range to cope with anticipated touchscreen self and mutual capacitances, which allows great flexibility for use with the Microchip proprietary sensor pattern designs. One- and two-layer ITO sensors are possible using glass or PET substrates.
- **Touch detection** – The mXT1066T2 allows for both mutual and self capacitance measurements, with the self capacitance measurements being used to augment the mutual capacitance measurements to produce reliable touch information.

When self capacitance measurements are enabled, touch classification is achieved using both mutual and self capacitance touch data. This has the advantage that both types of measurement systems can work together to detect touches under a wide variety of circumstances.

The system may be configured for different types of default measurements in both idle and active modes. For example, the device may be configured for Mutual Capacitance Touch as the default in idle mode and Self Capacitance Touch as the default in active mode. Note that other types of scans (such as other types of self capacitance scans) may also be made depending on configuration.

Mutual capacitance touch data is used wherever possible to classify touches as this has greater granularity than self capacitance measurements and provides positional information on touches. For this reason, multiple touches can only be determined by mutual capacitance touch data. In Self Capacitance Touch Default mode, if the self capacitance touch processing detects multiple touches, touchscreen processing is skipped until mutual capacitance touch data is available.


Self capacitance measurements allow for the detection of touches in extreme cases, such as thick glove touches, when mutual capacitance touch detection alone may miss touches.

- **Display Noise Cancellation** – A combination of analog circuitry, hardware noise processing, and firmware that combats display noise without requiring additional listening channels or synchronization to display timing. This enables the use of shieldless touch sensor stacks, including touch-on-lens.
- **Noise filtering** – Hardware noise processing in the capacitive touch engine provides enhanced autonomous filtering and allows a broad range of noise profiles to be handled. The result is good performance in the presence of charger and LCD noise.
- **Processing power** – The main CPU has two powerful microsequencer coprocessors under its control consuming low power. This system allows the signal acquisition, preprocessing, postprocessing and housekeeping to be partitioned in an efficient and flexible way.
- **Interpreting user intention** – The Microchip hybrid mutual and self capacitance method provides unambiguous multitouch performance. Algorithms in the mXT1066T2 provide optimized touchscreen position filtering for the smooth tracking of touches, responding to a user's intended touches while preventing false touches triggered by ambient noise, conductive material on the sensor surface, such as moisture, or unintentional touches from the user's resting palm or fingers.

MXT1066T2 1.4

2.0 SCHEMATIC

2.1 UFBGA 114 Balls



See [Section 2.3 "Schematic Notes"](#)

MXT1066T2 1.4

2.3 Schematic Notes

2.3.1 POWER SUPPLY

The sense and I/O pins are supplied by the power rails on the device as listed in [Table 2-1](#). This information is also indicated in “[Pin configuration](#)”.

TABLE 2-1: POWER SUPPLY FOR SENSE AND I/O PINS

Power Supply	Pins
XVdd	X sense pins
AVdd	Y sense pins, DS0, PTCXY _n ,
VddIO	RESET, CHG, NOISE_IN SDA, SCL, ADDSEL, I2CMODE, DBG_CLK, DBG_DATA, DBG_SS/TEST GPIO _n

2.3.2 DECOUPLING CAPACITORS

All decoupling capacitors must be X7R or X5R and placed less than 5 mm away from the pins for which they act as bypass capacitors. Pins of the same type can share a capacitor provided no pin is more than 10 mm from the capacitor.

The schematics on the previous pages show the capacitors required. The parallel combination of capacitors is recommended to give high and low frequency filtering, which is beneficial if the voltage regulators are likely to be some distance from the device (for example, if an active tail design is used). Note that this requires that the voltage regulator supplies for AVdd, Vdd and VddIO are clean and noise free. It also assumes that the track length between the capacitors and on-board power supplies is less than 50 mm.

The number of base capacitors can be reduced if the pinout configuration means that sharing a bypass capacitor is possible (subject to the distance between the pins satisfying the conditions above and there being no routing difficulties).

2.3.3 PULL-UP RESISTORS

The pull-up resistors shown in the schematics are suggested typical values and may be modified to meet the requirements of an individual customer design.

This applies, in particular, to the pull-up resistors on the I²C SDA and SCL lines (shown on the schematic), as the values of these resistors depends on the speed of the I²C interface. See [Section 12.9 “I2C Specification”](#) for details.

Note that if a VddIO supply at the low end of the allowable range is used, the I²C pull-up resistor values may need to be reduced.

2.3.4 INTERNAL VOLTAGE PUMP

The voltage pump operates as either a voltage doubler or a voltage tripler.

To operate in voltage tripler mode, the voltage pump requires two external capacitors:

- EXTCAP2 must be connected to EXTCAP3 via a capacitor (Cd).
- EXTCAP0 must be connected to EXTCAP1 via a capacitor (Ct).

To operate in voltage doubler mode, the voltage pump requires one external capacitor:

- EXTCAP2 must be connected to EXTCAP3 via a capacitor (Cd). The capacitor must be placed as close as possible to the EXTCAP_n pins.
- EXTCAP0 and EXTCAP1 can be left unconnected.

Capacitors Cd and Ct should each provide a capacitance of 10 nF.

2.3.5 VDDCORE

VddCore is internally generated from the Vdd power supply. To guarantee stability of the internal voltage regulator, one or more external decoupling capacitors are required.

2.3.6 XVDD LINES

CAUTION! The device may be permanently damaged if any XVDD pin is shorted to ground or high current is drawn from it.

2.3.7 DRIVEN SHIELD

DS0 is internally multiplexed to X31. If X31 is not configured for use for self capacitance measurements, DS0 will not be driven and a driven shield cannot be used in the user's design.

2.3.8 MULTIPLE FUNCTION PINS

Some pins may have multiple functions. In this case, only one function can be chosen and the circuit should be designed accordingly.

2.3.9 GPIO PINS

The mXT1066T2 has 6 GPIO pins. The pins can be set to be either an input or an output, as required, using the GPIO Configuration T19 object.

If a GPIO pin is unused, it can be left unconnected externally as long as it is given a defined state by the GPIO Configuration T19 object. By default the GPIO pins are set to be inputs so if a pin is not used, and is left configured as an input, it should be connected to GND through a resistor. Alternatively, it can be set as an output low using the GPIO Configuration T19 object and left open. This second option avoids any problems should the pin accidentally be configured as output high at a later date.

If the GPIO Configuration T19 object is not enabled for use, the GPIO pins cannot be used.

2.3.10 SPI DEBUG INTERFACE

The DBG_CLK, DBG_DATA and $\overline{\text{DBG_SS}}$ lines form the SPI Debug Interface. These pins should be routed to test points on all designs, such that they can be connected to external hardware during system development and for debug purposes. See also [Section 11.1 "SPI Debug Interface"](#).

The DBG_CLK, DBG_DATA and $\overline{\text{DBG_SS}}$ lines should not be connected to power or GND.

3.0 TOUCHSCREEN BASICS

3.1 Sensor Construction

A touchscreen is usually constructed from a number of transparent electrodes. These are typically on a glass or plastic substrate. They can also be made using non-transparent electrodes, such as copper or carbon. Electrodes are constructed from Indium Tin Oxide (ITO) or metal mesh. Thicker electrodes yield lower levels of resistance (perhaps tens to hundreds of Ω /square) at the expense of reduced optical clarity. Lower levels of resistance are generally more compatible with capacitive sensing. Thinner electrodes lead to higher levels of resistance (perhaps hundreds to thousands of Ω /square) with some of the best optical characteristics.

Interconnecting tracks can cause problems. The excessive RC time constants formed between the resistance of the track and the capacitance of the electrode to ground can inhibit the capacitive sensing function. In such cases, the tracks should be replaced by screen printed conductive inks (non-transparent) outside the touchscreen viewing area.

3.2 Electrode Configuration

The specific electrode designs used in Microchip touchscreens are the subject of various patents and patent applications. Further information is available on request.

The device supports various configurations of electrodes as summarized in [Section 4.0 "Sensor Layout"](#).

3.3 Scanning Sequence

All nodes are scanned in sequence by the device. There is a full parallelism in the scanning sequence to improve overall response time. The nodes are scanned by measuring capacitive changes at the intersections formed between the first X line and all the Y lines. Then the intersections between the next X line and all the Y lines are scanned, and so on, until all X and Y combinations have been measured.

The device can be configured in various ways. It is possible to disable some nodes so that they are not scanned at all. This can be used to improve overall scanning time.

3.4 Touchscreen Sensitivity

3.4.1 ADJUSTMENT

Sensitivity of touchscreens can vary across the extents of the electrode pattern due to natural differences in the parasitic capacitance of the interconnections, control chip, and so on. An important factor in the uniformity of sensitivity is the electrode design itself. It is a natural consequence of a touchscreen pattern that the edges form a discontinuity and hence tend to have a different sensitivity. The electrodes at the far edges do not have a neighboring electrode on one side and this affects the electric field distribution in that region.

A sensitivity adjustment is available for the whole touchscreen. This adjustment is a basic algorithmic threshold that defines when a node is considered to have enough signal change to qualify as being in detect.

3.4.2 MECHANICAL STACKUP

The mechanical stackup refers to the arrangement of material layers that exist above and below a touchscreen. The arrangement of the touchscreen in relation to other parts of the mechanical stackup has an effect on the overall sensitivity of the screen. QMatrix technology has an excellent ability to operate in the presence of ground planes close to the sensor. QMatrix sensitivity is attributed more to the interaction of the electric fields between the transmitting (X) and receiving (Y) electrodes than to the surface area of these electrodes. For this reason, stray capacitance on the X or Y electrodes does not strongly reduce sensitivity.

Front panel dielectric material has a direct bearing on sensitivity. Plastic front panels are usually suitable up to about 2.2 mm, and glass up to about 4.5 mm (dependent upon the screen size and layout). The thicker the front panel, the lower the signal-to-noise ratio of the measured capacitive changes and hence the lower the resolution of the touchscreen. In general, glass front panels are near optimal because they conduct electric fields almost twice as easily as plastic panels.

NOTE	Care should be taken using ultra-thin glass panels as retransmission effects can occur, which can significantly degrade performance.
-------------	--

4.0 SENSOR LAYOUT

The specific electrode designs used in Microchip touchscreens are the subject of various patents and patent applications. Further information is available on request.

The physical matrix can be configured to have one or more touch objects. These are configured using the appropriate touch objects (Multiple Touch Touchscreen and Key Array). It is not mandatory to have all the allowable touch objects present. The objects are disabled by default so only those that you wish to use need to be enabled.

The device supports various configurations of electrodes as summarized below:

- Touchscreen: 41 X × 26 Y maximum (subject to other configurations)
- Keys: Up to 32 keys in an X/Y grid (Key Array)

When designing the physical layout of the touch panel, the following rules must be obeyed:

- Each touch object should be a regular rectangular shape in terms of the lines it uses.
- A Touchscreen object cannot share an X or Y line with another touch object if self-capacitance measurements are enabled.
- It is recommended that the Touchscreen should start at X0, Y0; if self-capacitance measurements are enabled, the Touchscreen **must** start at X0, Y0. If a design requires the touchscreen to be located in a region that does not start at X0, Y0, seek advice from Microchip first.
- It is recommended that a standard Key Array should occupy the highest X and Y lines.

4.1 Screen Size

Table 4-1 lists some typical screen size and electrode pitch combinations to achieve various aspect ratios.

TABLE 4-1: TYPICAL SCREEN SIZES

Aspect Ratio	Matrix Size	Node Count	Screen Diagonal (Inches)			
			3.8 mm Pitch ⁽¹⁾	5 mm Pitch	6 mm Pitch	6.5 mm Pitch
16:10	X = 41, Y = 26	1066	7.26	9.56	11.47	12.42
16:9	X = 41, Y = 23	943	7.03	9.25	11.1	12.03
4:3	X = 35, Y = 26	910	6.52	8.58	10.3	11.16

Note 1: Recommended sensor pitch for 1.5 mm passive stylus tip diameter


Note 2: The figures given in the table are for a Touchscreen and show the largest node count possible to achieve the desired aspect ratio. No provision has been made for a Key Array.

4.2 Key Array

For optimal performance in terms of cycle time overhead, it is recommended that the number of X (drive) lines used for the standard Key Array is kept to the minimum and designs should favor using Y lines where possible.


Figure 4-1 on page 22 shows an example layout for a Key Array of 1 X × 4 Y lines. Note that in this case using 1 X × 4 Y lines would give better performance than using 4 X × 1 Y lines.

FIGURE 4-1: EXAMPLE LAYOUT – OPTIMAL CYCLE TIME



If, however, the intention is to preserve a larger touchscreen size and maintain an optimal aspect ratio, then using equal X and Y lines for the key array can be considered, as in [Figure 4-2](#).

FIGURE 4-2: EXAMPLE LAYOUT – OPTIMAL ASPECT RATIO




5.0 POWER-UP / RESET REQUIREMENTS

5.1 Power-on Reset

There is an internal Power-on Reset (POR) in the device.

If an external reset is to be used the device must be held in $\overline{\text{RESET}}$ (active low) while the digital (Vdd), analog (AVdd) and digital I/O (VddIO) power supplies are powering up. The supplies must have reached their nominal values before the $\overline{\text{RESET}}$ signal is deasserted (that is, goes high). This is shown in Figure 5-1. See Section 12.2 “Recommended Operating Conditions” for nominal values for the power supplies to the device.

FIGURE 5-1: POWER SEQUENCING ON THE MXT1066T2



Note: When using external $\overline{\text{RESET}}$ at power-up, VddIO must not be enabled after Vdd


It is recommended that customer designs include the capability for the host to control all the maXTouch power supplies and pull the $\overline{\text{RESET}}$ line low.

After power-up, the device typically takes 91 ms before it is ready to start communications.

If the $\overline{\text{RESET}}$ line is released before the AVdd supply has reached its nominal voltage (see Figure 5-2 on page 24), then some additional operations need to be carried out by the host. There are two options open to the host controller:

- Start the part in deep sleep mode and then send the command sequence to set the cycle time to wake the part and allow it to run normally. Note that in this case a calibration command is also needed.
- Send a RESET command.

FIGURE 5-2: POWER SEQUENCING ON THE MXT1066T2 – LATE RISE ON AVDD



The $\overline{\text{RESET}}$ pin can be used to reset the device whenever necessary. The $\overline{\text{RESET}}$ pin must be asserted low for at least 90 ns to cause a reset. After releasing the $\overline{\text{RESET}}$ pin the device typically takes 85 ms before it is ready to start communications. It is recommended to connect the $\overline{\text{RESET}}$ pin to a host controller to allow it to initiate a full hardware reset without requiring a power-down.

WARNING The device should be reset only by using the $\overline{\text{RESET}}$ line. If an attempt is made to reset by removing the power from the device without also sending the signal lines low, power will be drawn from the interface lines and the device will not reset correctly.

Make sure that any lines connected to the device are below or equal to Vdd during power-up. For example, if $\overline{\text{RESET}}$ is supplied from a different power domain to the VDDIO pin, make sure that it is held low when Vdd is off. If this is not done, the $\overline{\text{RESET}}$ signal could parasitically couple power via the $\overline{\text{RESET}}$ pin into the Vdd supply.

NOTE The voltage level on the $\overline{\text{RESET}}$ pin of the device must never exceed VddIO (digital supply voltage).

A software RESET command (using the Command Processor T6 object) can be used to reset the chip. A software reset typically takes 106 ms. After the chip has finished it asserts the CHG line to signal to the host that a message is available. The reset flag is set in the Command Processor T6 object message data to indicate to the host that it has just completed a reset cycle. This bit can be used by the host to detect any unexpected brownout events. This allows the host to take any necessary corrective actions, such as reconfiguration.


NOTE The CHG line is briefly set (~100 ms) as an input during power-up or reset. It is therefore particularly important that the line should be allowed to float high via the CHG line pull-up resistor during this period. It should never be driven by the host (see [Section 12.6.3 "Reset Timings"](#)).

At power-on, the device performs a self-test routine (using the Self Test T25 object) to check for shorts that might cause damage to the device.

5.2 Power-up and Reset Sequence – VddIO Enabled after Vdd

The power-up sequence that can be used in applications where VddIO must be powered up after Vdd, is shown in [Figure 5-3 on page 25](#).

In this case the communication interface to the maXTouch device is not driven by the host system. The $\overline{\text{RESET}}$ and CHG pins are connected to VddIO using suitable pull-up resistors. Vdd is powered up, followed by VddIO, no more than 10 ms after Vdd. Due to the pull-up resistors, $\overline{\text{RESET}}$ and CHG will rise with VddIO. The internal POR system ensures reliable boot up of the device and the CHG line will go low approximately 91 ms after Vdd to notify the host that the device is ready to start communication.

FIGURE 5-3: POWER-UP SEQUENCE

5.3 Power-up and Initialization

The device uses a number of different power domains for optimum performance and contains circuitry to interface internal signals crossing between the different domains. There is also circuitry to ensure that the device interface logic will be initialized correctly as the device powers on. Note, however, that this does not negate specific instructions elsewhere in this section about the order that the different supplies should power up. Also, as previously mentioned, RESET should be held low until after all power rails are stable. In addition, the device will not initialize until all the voltage rails have powered up and are present.

If one domain loses power, however (for example, due to a fault or an ESD event), the device should be power-cycled to ensure that the interface logic is once again initialized. It is therefore recommended that customer designs include the capability for the host to control all the maXTouch power supplies and pull the RESET line low.

5.4 Summary

The power-up and reset requirements for the maXTouch devices are summarized in [Table 5-1](#).

TABLE 5-1: POWER-UP AND RESET REQUIREMENTS

Condition	External $\overline{\text{RESET}}$	VddIO Delay (After Vdd)	AVdd Power-Up	Comments
1	Low at Power-up	0 ms	Before $\overline{\text{RESET}}$ is released	If AVdd bring-up is delayed, then additional actions will be required by the host (see Section 5.1 "Power-on Reset")
2	Not driven	<10 ms	Before VddIO	

6.0 DETAILED OPERATION

6.1 Touch Detection

The mXT1066T2 allows for both mutual and self capacitance measurements, with the self capacitance measurements being used to augment the mutual capacitance measurements to produce reliable touch information.

When self capacitance measurements are enabled, touch classification is achieved using both mutual and self capacitance touch data. This has the advantage that both types of measurement systems can work together to detect touches under a wide variety of circumstances.

Mutual capacitance touch data is used wherever possible to classify touches as this has greater granularity than self capacitance measurements and provides positional information on touches.

Self capacitance measurements, on the other hand, allow for the detection of single touches in extreme cases, such as single thick glove touches, when touches can only be detected by self capacitance data and may be missed by mutual capacitance touch detection.

6.2 Operational Modes

The device operates in two modes: **Active** (touch detected) and **Idle** (no touches detected). Both modes operate as a series of burst cycles. Each cycle consists of a short burst (during which measurements are taken) followed by an inactive sleep period. The difference between these modes is the length of the cycles. Those in idle mode typically have longer sleep periods. The cycle length is configured using the IDLEACQINT and ACTVACQINT settings in the Power Configuration T7. In addition, an *Active to Idle Timeout* setting is provided.

6.3 Detection Integrator

The device features a touch detection integration mechanism. This acts to confirm a detection in a robust fashion. A counter is incremented each time a touch has exceeded its threshold and has remained above the threshold for the current acquisition. When this counter reaches a preset limit the sensor is finally declared to be touched. If, on any acquisition, the signal is not seen to exceed the threshold level, the counter is cleared and the process has to start from the beginning.

The detection integrator is configured using the appropriate touch objects (Multiple Touch Touchscreen T100, Key Array T15).

6.4 Sensor Acquisition

The charge time is set using the Acquisition Configuration T8 object.

A number of factors influence the acquisition time for a single drive line and the total acquisition time for the sensor as a whole must not exceed 250 ms. If this condition is not met, a SIGERR will be reported.

Care should be taken to configure all the objects that can affect the measurement timing, for example, Acquisition Configuration T8, CTE Configuration T46 and Self Capacitance Configuration T111, so that these limits are not exceeded.

6.5 Calibration

Calibration is the process by which a sensor chip assesses the background capacitance on each node. Nodes are only calibrated on reset and when:

- The node is enabled (that is, activated)

or

- The node is already enabled and one of the following applies:
 - The node is held in detect for longer than the Touch Automatic Calibration setting (TCHAUTOCAL in the Acquisition Configuration T8 object)
 - The signal delta on a node is at least the touch threshold (TCHTHR – TCHHYST) in the anti-touch direction, while it meets the criteria in the Touch Recovery Processes that results in a recalibration
 - The host issues a recalibrate command
 - Certain configuration settings are changed

A status message is generated on the start and completion of a calibration.

Note that the device performs a global calibration; that is, all the nodes are calibrated together.

6.6 Digital Filtering and Noise Suppression

The mXT1066T2 supports on-chip filtering of the acquisition data received from the sensor. Specifically, the Noise Suppression T72 object provides an algorithm to suppress the effects of noise (for example, from a noisy charger plugged into the user's product). This algorithm can automatically adjust some of the acquisition parameters on-the-fly to filter the analog-to-digital conversions (ADCs) received from the sensor.

Additional noise suppression is provided by the Self Capacitance Noise Suppression T108 object. Similar in both design and configuration to the Noise Suppression T72 object, the Self Capacitance Noise Suppression T108 object is the noise suppression interface for self capacitance touch measurements.

Noise suppression is triggered when a noise source is detected.

- A hardware trigger can be implemented using the NOISE_IN pin.
- The host driver code can indicate when a noise source is present.
- The noise suppression is also triggered based on the noise levels detected using internal line measurements. The Noise Suppression T72 and Self Capacitance Noise Suppression T108 object selects the appropriate controls to suppress the noise present in the system.

6.7 Shieldless Support and Display Noise Suppression

The mXT1066T2 can support shieldless sensor design even with a noisy LCD.

The Optimal Integration feature is not filtering as such, but enables the user to use a shorter integration window. The integration window optimizes the amount of charge collected against the amount of noise collected, to ensure an optimal SNR. This feature also benefits the system in the presence of an external noise source. This feature is configured using the Shieldless T56 object.

Display noise suppression allows the device to overcome display noise simultaneously with external noise. This feature is based on filtering provided by the Lens Bending T65 object (see [Section 6.10 "Lens Bending"](#)).

6.8 Retransmission Compensation

The device can limit the undesirable effects on the mutual capacitance touch signals caused by poor device coupling to ground, such as poor sensitivity and touch break-up. This is achieved using the Retransmission Compensation T80 object. This object can be configured to allow the touchscreen to compensate for signal degradation due to these undesirable effects. If self capacitance measurements are also scheduled, the Retransmission Compensation T80 object will use the resultant data to enhance the compensation process.

The Retransmission Compensation T80 object is also capable of compensating for water presence on the sensor if self capacitance measurements are scheduled. In this case, both mutual capacitance and self capacitance measurements are used to detect moisture and then, once moisture is detected, self capacitance measurements are used to detect single touches in the presence of moisture.

6.9 Grip Suppression

The device has grip suppression functionality to suppress false detections from a user's grip.

Mutual capacitance grip suppression works by specifying a boundary around a touchscreen, within which touches can be suppressed whilst still allowing touches in the center of the touchscreen. This ensures that an accidental hand touch on the edge is suppressed while still allowing a "real" (finger) touch towards the center of the screen. Mutual capacitance grip suppression is configured using the Grip Suppression T40 object.

Self Capacitance grip suppression works by looking for characteristic shapes in the self capacitance measurement along the touchscreen boundary, and thereby distinguishing between a grip and a touch further into the sensor. Self capacitance grip suppression is configured using the Self Capacitance Grip Suppression T112 object.

6.10 Lens Bending

The device supports algorithms to eliminate disturbances from the measured signal.

When the sensor suffers from the screen deformation (lens bending) the signal values acquired by normal procedure are corrupted by the disturbance component (bend). The amount of bend depends on:

- The mechanical and electrical characteristics of the sensor
- The amount and location of the force applied by the user touch to the sensor

The Lens Bending T65 object measures the bend component and compensates for any distortion caused by the bend. As the bend component is primarily influenced by the user touch force, it can be used as a secondary source to identify the presence of a touch. The additional benefit of the Lens Bending T65 object is that it will eliminate LCD noise as well.

6.11 Glove Detection

The device has glove detection algorithms that process the measurement data received from the touchscreen classifying touches as potential gloved touches.

The Glove Detection T78 object is used to detect glove touches. In Normal Mode the Glove Detection T78 object applies vigorous glove classification to small signal touches to minimize the effect of unintentional hovering finger reporting. Once a gloved touch is found, the Glove Detection T78 object enters Glove Confidence Mode. In this mode the device expects the user to be wearing gloves so the classification process is much less stringent.

6.12 Stylus Support

The mXT1066T2 allows for the particular characteristics of passive stylus touches, whilst still allowing conventional finger touches to be detected. The touch sensitivity and threshold controls for stylus touches are configured separately from those for conventional finger touches so that both types of touches can be accommodated.

Stylus support ensures that the small touch area of a stylus registers as a touch, as this would otherwise be considered too small for the touchscreen. Additionally, there are controls to distinguish a stylus touch from an unwanted approaching finger (such as on the hand holding the stylus).

Passive stylus touches are configured by the Passive Stylus T47 object. There is one instance of the Passive Stylus T47 object for each Multiple Touch Touchscreen T100 object present on the device.

6.13 Unintentional Touch Suppression

The Touch Suppression T42 object provides a mechanism to suppress false detections from unintentional touches from a large body area, such as from a face, ear or palm. The Touch Suppression T42 object also provides Maximum Touch Suppression to suppress all touches if more than a specified number of touches has been detected. There is one instance of the Touch Suppression T42 object for each Multiple Touch Touchscreen T100 object present on the device.

6.14 Adjacent Key Suppression Technology

Adjacent Key Suppression (AKS) technology is a patented method used to detect which touch object (Multiple Touch Touchscreen T100 or Key Array T15) is touched, and to suppress touches on the other touch objects, when touch objects are located close together.

The device has two levels of AKS:

- The first level works between the touch objects (Multiple Touch Touchscreen T100 and Key Array T15). The touch objects are assigned to AKS groups. If a touch occurs within one of the touch objects in a group, then touches within other objects inside that group are suppressed. For example, if a touchscreen and a Key Array are placed in the same AKS group, then a touch in the touchscreen will suppress touches in the Key Array, and vice versa. Objects can be in more than one AKS group.
- The second level of AKS is internal AKS within an individual Key Array object. If internal AKS is enabled, then when one key is touched, touches on all the other keys within the Key Array are suppressed. Note that internal AKS is not present on other types of touch objects.

7.0 HOST COMMUNICATIONS

Communication between the mXT1066T2 and the host is achieved using the I²C interface.

7.1 I²C Address Selection – ADDSEL Pin

The I²C address is selected by connecting the ADDSEL pin according to [Table 7-1](#).

TABLE 7-1: I²C ADDRESS SELECTION

ADDSEL	I ² C Address
Connected to GND	0x4A
Pulled up to VddIO ⁽¹⁾	0x4B

Note 1: Requires a pull-up resistor; see [Section 2.0 “Schematic”](#)

8.0 I²C COMMUNICATIONS

Communication with the device is carried out over the I²C interface.

The I²C interface is used in conjunction with the $\overline{\text{CHG}}$ line. The $\overline{\text{CHG}}$ line going active signifies that a new data packet is available. This provides an interrupt-style interface and allows the device to present data packets when internal changes have occurred. See [Section 8.6 “CHG Line”](#) for more information.

8.1 I²C Addresses

The device supports two I²C device addresses that are selected using the ADDSEL line at start up. The two internal I²C device addresses are 0x4A and 0x4B. The selection of the address (and the communication mode) is described in [Section 7.1 “I²C Address Selection – ADDSEL Pin”](#).

The I²C address is shifted left to form the SLA+W or SLA+R address when transmitted over the I²C interface, as shown in [Table 8-1](#).

TABLE 8-1: FORMAT OF AN I²C ADDRESS

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Address: 0x4A or 0x4B							Read/write


8.2 Writing To the Device

A WRITE cycle to the device consists of a START condition followed by the I²C address of the device (SLA+W). The next two bytes are the address of the location into which the writing starts. The first byte is the Least Significant Byte (LSByte) of the address, and the second byte is the Most Significant Byte (MSByte). This address is then stored as the address pointer.

Subsequent bytes in a multi-byte transfer form the actual data. These are written to the location of the address pointer, location of the address pointer + 1, location of the address pointer + 2, and so on. The address pointer returns to its starting value when the WRITE cycle STOP condition is detected.

[Figure 8-1](#) shows an example of writing four bytes of data to contiguous addresses starting at 0x1234.

FIGURE 8-1: EXAMPLE OF A FOUR-BYTE WRITE STARTING AT ADDRESS 0x1234




8.3 I²C Writes in Checksum Mode

In I²C checksum mode an 8-bit CRC is added to all I²C writes. The CRC is sent at the end of the data write as the last byte before the STOP condition. All the bytes sent are included in the CRC, including the two address bytes. Any command or data sent to the device is processed even if the CRC fails.

To indicate that a checksum is to be sent in the write, the most significant bit of the MSByte of the address is set to 1. For example, the I²C command shown in [Figure 8-2](#) writes a value of 150 (0x96) to address 0x1234 with a checksum. The address is changed to 0x9234 to indicate checksum mode.

FIGURE 8-2: EXAMPLE OF A WRITE TO ADDRESS 0x1234 WITH A CHECKSUM



8.4 Reading From the Device


Two I²C bus activities must take place to read from the device. The first activity is an I²C write to set the address pointer (LSByte then MSByte). The second activity is the actual I²C read to receive the data. The address pointer returns to its starting value when the read cycle NACK is detected.

It is not necessary to set the address pointer before every read. The address pointer is updated automatically after every read operation. The address pointer will be correct if the reads occur in order. In particular, when reading multiple messages from the Message Processor T5 object, the address pointer is automatically reset to allow continuous reads (see [Section 8.5 “Reading Status Messages with DMA”](#)).

The WRITE and READ cycles consist of a START condition followed by the I²C address of the device (SLA+W or SLA+R respectively). Note that in this mode, calculating a checksum of the data packets is not supported.

[Figure 8-3](#) shows the I²C commands to read four bytes starting at address 0x1234.

FIGURE 8-3: EXAMPLE OF A FOUR-BYTE READ STARTING AT ADDRESS 0x1234



8.5 Reading Status Messages with DMA

The device facilitates the easy reading of multiple messages using a single continuous read operation. This allows the host hardware to use a direct memory access (DMA) controller for the fast reading of messages, as follows:

1. The host uses a write operation to set the address pointer to the start of the Message Count T44 object, if necessary. Note that the STOP condition at the end of the read resets the address pointer to its initial location, so it may already be pointing at the Message Count T44 object following a previous message read. If a checksum is required on each message, the most significant bit of the MSByte of the read address must be set to 1.
2. The host starts the read operation of the message by sending a START condition.
3. The host reads the Message Count T44 object (one byte) to retrieve a count of the pending messages.
4. The host calculates the number of bytes to read by multiplying the message count by the size of the Message Processor T5 object. Note that the host should have already read the size of the Message Processor T5 object in its initialization code.

Note that the size of the Message Processor T5 object as recorded in the Object Table includes a checksum byte. If a checksum has not been requested, one byte should be deducted from the size of the object.

That is: number of bytes = count × (size – 1).

5. The host reads the calculated number of message bytes. It is important that the host does *not* send a STOP condition during the message reads, as this will terminate the continuous read operation and reset the address pointer. No START and STOP conditions must be sent between the messages.
6. The host sends a STOP condition at the end of the read operation after the last message has been read. The NACK condition immediately before the STOP condition resets the address pointer to the start of the Message Count T44 object.

Figure 8-4 shows an example of using a continuous read operation to read three messages from the device without a checksum. Figure 8-5 on page 33 shows the same example with a checksum.

FIGURE 8-4: CONTINUOUS MESSAGE READ EXAMPLE – NO CHECKSUM





FIGURE 8-5: CONTINUOUS MESSAGE READ EXAMPLE – I²C CHECKSUM MODE

There are no checksums added on any other I²C reads. An 8-bit CRC can be added, however, to all I²C writes, as described in [Section 8.3 “I²C Writes in Checksum Mode”](#).

An alternative method of reading messages using the $\overline{\text{CHG}}$ line is given in [Section 8.6 “CHG Line”](#).

8.6 $\overline{\text{CHG}}$ Line


The $\overline{\text{CHG}}$ line is an active-low, open-drain output that is used to alert the host that a new message is available in the Message Processor T5 object. This provides the host with an interrupt-style interface with the potential for fast response times. It reduces the need for wasteful I²C communications.

The $\overline{\text{CHG}}$ line should always be configured as an input on the host during normal usage. This is particularly important after power-up or reset (see [Section 5.0 “Power-up / Reset Requirements”](#)).

A pull-up resistor is required to VddIO (see [Section 2.0 “Schematic”](#)).

The $\overline{\text{CHG}}$ line operates in two modes when it is used with I²C communications, as defined by the Communications Configuration T18 object.

FIGURE 8-6: CHG LINE MODES FOR I²C-COMPATIBLE TRANSFERS



In Mode 0 (edge-triggered operation):

1. The $\overline{\text{CHG}}$ line goes low to indicate that a message is present.
2. The $\overline{\text{CHG}}$ line goes high when the first byte of the first message (that is, its report ID) has been sent and acknowledged (ACK sent) and the next byte has been prepared in the buffer.
3. The STOP condition at the end of an I²C transfer causes the $\overline{\text{CHG}}$ line to stay high if there are no more messages. Otherwise the CHG line goes low to indicate a further message.

Note that Mode 0 also allows the host to continually read messages by simply continuing to read bytes back without issuing a STOP condition. Message reading should end when a report ID of 255 (“invalid message”) is received. Alternatively the host ends the transfer by sending a NACK after receiving the last byte of a message, followed by a STOP condition. If there is another message present, the $\overline{\text{CHG}}$ line goes low again, as in step 1. In this mode the state of the $\overline{\text{CHG}}$ line does not need to be checked during the I²C read.

In Mode 1 (level-triggered operation):

1. The $\overline{\text{CHG}}$ line goes low to indicate that a message is present.
2. The $\overline{\text{CHG}}$ line remains low while there are further messages to be sent after the current message.
3. The CHG line goes high again only once the first byte of the last message (that is, its report ID) has been sent and acknowledged (ACK sent) and the next byte has been prepared in the output buffer.

Mode 1 allows the host to continually read the messages until the $\overline{\text{CHG}}$ line goes high, and the state of the $\overline{\text{CHG}}$ line determines whether or not the host should continue receiving messages from the device.

NOTE The state of the $\overline{\text{CHG}}$ line should be checked only between messages and not between the bytes of a message. The precise point at which the $\overline{\text{CHG}}$ line changes state cannot be predicted and so the state of the $\overline{\text{CHG}}$ line cannot be guaranteed between bytes.

The Communications Configuration T18 object can be used to configure the behavior of the $\overline{\text{CHG}}$ line. In addition to the $\overline{\text{CHG}}$ line operation modes described above, this object allows direct control over the state of the $\overline{\text{CHG}}$ line.

8.7 SDA and SCL

The I²C bus transmits data and clock with SDA and SCL, respectively. These are open-drain. The device can only drive these lines low or leave them open. The termination resistors (R_p) pull the line up to V_{ddIO} if no I²C device is pulling it down.

The termination resistors should be chosen so that the rise times on SDA and SCL meet the I²C specifications for the interface speed being used, bearing in mind other loads on the bus. For best latency performance, it is recommended that no other devices share the I²C bus with the maXTouch controller.

8.8 Clock Stretching

The device supports clock stretching in accordance with the I²C specification. It may also instigate a clock stretch if a communications event happens during a period when the device is busy internally. The maximum clock stretch is 2 ms and typically less than 350 μ s.

The device has an internal bus monitor that can reset the internal I²C hardware if either SDA or SCL is stuck low for more than 200 ms. This means that if a prolonged clock stretch of more than 200 ms is seen by the device, then any ongoing transfers with the device may be corrupted.

The bus monitor is enabled or disabled using the Communications Configuration T18 object.

9.0 PCB DESIGN CONSIDERATIONS

9.1 Introduction

The following sections give the design considerations that should be adhered to when designing a PCB layout for use with the mXT1066T2. Of these, power supply and ground tracking considerations are the most critical.

By observing the following design rules, and with careful preparation for the PCB layout exercise, designers will be assured of a far better chance of success and a correctly functioning product.

9.2 Printed Circuit Board

Microchip recommends the use of a four-layer printed circuit board for mXT1066T2 applications. This, together with careful layout, will ensure that the board meets relevant EMC requirements for both noise radiation and susceptibility, as laid down by the various national and international standards agencies.

9.2.1 PCB CLEANLINESS

Modern no-clean-flux is generally compatible with capacitive sensing circuits.

CAUTION! If a PCB is reworked to correct soldering faults relating to any device, or to any associated traces or components, be sure that you fully understand the nature of the flux used during the rework process. Leakage currents from hygroscopic ionic residues can stop capacitive sensors from functioning. If you have any doubts, a thorough cleaning after rework may be the only safe option.

9.3 Power Supply

9.3.1 SUPPLY QUALITY

While the device has good Power Supply Rejection Ratio properties, poorly regulated and/or noisy power supplies can significantly reduce performance.

Particular care should be taken of the AVdd supply, as it supplies the sensitive analog stages in the device.

9.3.2 SUPPLY RAILS AND GROUND TRACKING

Power supply and clock distribution are the most critical parts of any board layout. Because of this, it is advisable that these be completed before any other tracking is undertaken. After these, supply decoupling, and analog and high speed digital signals should be addressed. Track widths for all signals, especially power rails should be kept as wide as possible in order to reduce inductance.

The Power and Ground planes themselves can form a useful capacitor. Flood filling for either or both of these supply rails, therefore, should be used where possible. It is important to ensure that there are no floating copper areas remaining on the board: all such areas should be connected to the ground plane. The flood filling should be done on the outside layers of the board.

9.3.3 POWER SUPPLY DECOUPLING

Decoupling capacitors should be fitted as specified in [Section 2.3 “Schematic Notes”](#).

The decoupling capacitors must be placed as close as possible to the pin being decoupled. The traces from these capacitors to the respective device pins should be wide and take a straight route. They should be routed over a ground plane as much as possible. The capacitor ground pins should also be connected directly to a ground plane.

Surface mounting capacitors are preferred over wire-leaded types due to their lower ESR and ESL. It is often possible to fit these decoupling capacitors underneath and on the opposite side of the PCB to the digital ICs. This will provide the shortest tracking, and most effective decoupling possible.

9.3.4 VOLTAGE PUMP


The voltage pump capacitors between EXTCAP2 and EXTCAP3 and between EXTCAP0 and EXTCAP1 (Cd and Ct on the schematic in [Section 2.0 “Schematic”](#)) must be placed as close as possible to the EXTCAPIn pins. The two traces for each capacitor must be kept as short and as wide as possible for best pump performance. They should also be routed as parallel and as close as possible to each other in order to reduce emissions, and ideally the traces should be the same length.

9.4 Voltage Regulators

Each supply rail requires a Low Drop-Out (LDO) voltage regulator, although an LDO can be shared where supply rails share the same voltage level.

Figure 9-1 shows an example circuit for an LDO.

FIGURE 9-1: EXAMPLE LDO CIRCUIT



An LDO regulator should be chosen that provides adequate output capability, low noise, good load regulation and step response. The voltage regulators listed in Table 9-1 have been tested and found to work well with maXTouch devices. If it is desired to use an alternative LDO, however, certain performance criteria should be verified before using the device. These are:

- Stable with high value multi-layer ceramic capacitors on the output
- Low output noise – ideally less than 100 μV_{RMS} over the range 10 Hz to 1 MHz
- Good load transient response – this should be less than 35 mV peak when a load step change of 100 mA is applied at the device output terminal
- No-load stable – Some LDOs become unstable if the output current falls below a certain minimum. If this is the case, then this minimum must be lower than the minimum current consumed by the mXT1066T2 (for example, in deep sleep).

TABLE 9-1: SUITABLE LDO REGULATORS

Manufacturer	Device	Current Rating (mA)
Microchip Technology Inc.	MCP1824	300
Microchip Technology Inc.	MCP1824S	300
Microchip Technology Inc.	MAQ5300	300
Microchip Technology Inc.	MCP1725	500
Microchip Technology Inc.	MIC5323	300
Analog Devices	ADP122/ADP123	300
Diodes Inc.	AP2125	300
Diodes Inc.	AP7335	300
Linear Technology	LT1763CS8-3.3	500
NXP	LD6836	300
Texas Instruments	LP3981	300

Note: Some manufacturers claim that minimal or no capacitance is required for correct regulator operation. However, in all cases, a minimum of a 1.0 μF ceramic, low ESR capacitor at the input and output of these devices should be used. The manufacturer's datasheets should always be referred to when selecting capacitors for these devices and the typical recommended values, types and dielectrics adhered to.

9.4.1 SINGLE SUPPLY OPERATION

When designing a PCB for an application using a single LDO, extra care should be taken to ensure short, low inductance traces between the supply and the touch controller supply input pins. Ideally, tracking for the individual supplies should be arranged in a star configuration, with the LDO at the junction of the star. This will ensure that supply current variations or noise in one supply rail will have minimum effect on the other supplies. In applications where a ground plane is not practical, this same star layout should also apply to the power supply ground returns.

Only regulators with a 300 mA or greater rating can be used in a single-supply design.

Refer to the following application note for more information on routing with a single LDO:

- Application Note: MXTAN0208 – *Design Guide for PCB Layouts for maXTouch Touch Controllers*

9.4.2 MULTIPLE VOLTAGE REGULATOR SUPPLY

The AVdd supply stability is critical for the device because this supply interacts directly with the analog front end. If noise problems exist when using a single LDO regulator, Microchip recommends that AVdd is supplied by a regulator that is separate from the digital supply. This reduces the amount of noise injected into the sensitive, low signal level parts of the design.

9.5 Analog I/O

In general, tracking for the analog I/O signals from the device should be kept as short as possible. These normally go to a connector which interfaces directly to the touchscreen.

Ensure that adequate ground-planes are used. An analog ground plane should be used in addition to a digital one. Care should be taken to ensure that both ground planes are kept separate and are connected together only at the point of entry for the power to the PCB. This is usually at the input connector.

9.6 Component Placement and Tracking

It is important to orient all devices so that the tracking for important signals (such as power and clocks) are kept as short as possible.

9.6.1 DIGITAL SIGNALS

In general, when tracking digital signals, it is advisable to avoid sharp directional changes on sensitive signal tracks (such as analog I/O) and any clock or crystal tracking.

A good ground return path for all signals should be provided, where possible, to ensure that there are no discontinuities.

9.7 EMC and Other Observations

The following recommendations are not mandatory, but may help in situations where particularly difficult EMC or other problems are present:

- Try to keep as many signals as possible on the inside layers of the board. If suitable ground flood fills are used on the top and bottom layers, these will provide a good level of screening for noisy signals, both into and out of the PCB.
- Ensure that the on-board regulators have sufficient tracking around and underneath the devices to act as a heatsink. This heatsink will normally be connected to the 0 V or ground supply pin. Increasing the width of the copper tracking to any of the device pins will aid in removing heat. There should be no solder mask over the copper track underneath the body of the regulators.
- Ensure that the decoupling capacitors, especially high capacity ceramic type, have the requisite low ESR, ESL and good stability/temperature properties. Refer to the regulator manufacturer's datasheet for more information.

10.0 GETTING STARTED WITH MXT1066T2

10.1 Establishing Contact

10.1.1 COMMUNICATION WITH THE HOST

The host can use the following interface to communicate with the device:

- I²C interface (see [Section 8.0 "I2C Communications"](#))

10.1.2 POWER-UP SEQUENCE

On power-up, the $\overline{\text{CHG}}$ line goes low to indicate that there is new data to be read from the device. If the $\overline{\text{CHG}}$ line does not go low, there is a problem with the device.

Once the $\overline{\text{CHG}}$ line goes low, the host should attempt to read the first 7 bytes of memory from location 0x00 to establish that the device is present and running following power-up.

A checksum check is performed on the configuration settings held in the non-volatile memory. If the checksum does not match a stored copy of the last checksum, then this indicates that the settings have become corrupted. The host should write a correct configuration to the device if the read checksum does not match the expected checksum, or if the configuration error bit in the message data from the Command Processor T6 object is set.

10.2 Using the Object Protocol

The device has an object-based protocol that is used to communicate with the device. Typical communication includes configuring the device, sending commands to the device, and receiving messages from the device.

The host must perform the following initialization so that it can communicate with the device:

1. Read the start positions of all the objects in the device from the Object Table and build up a list of these addresses.
2. Use the Object Table to calculate the report IDs so that messages from the device can be correctly interpreted.

10.2.1 CLASSES OF OBJECTS

The mXT1066T2 contains the following classes of objects:

- **Debug objects** – provide a raw data output method for development and testing.
- **General objects** – required for global configuration, transmitting messages and receiving commands.
- **Touch objects** – operate on measured signals from the touch sensor and report touch data.
- **Signal processing objects** – process data from other objects (typically signal filtering operations).
- **Support objects** – provide additional functionality on the device.

10.2.2 OBJECT INSTANCES

TABLE 10-1: OBJECTS ON THE MXT1066T2

Object	Description	Number of Instances	Usage
Debug Objects			
Diagnostic Debug T37	Allows access to diagnostic debug data to aid development.	1	Debug commands only. No configuration/tuning necessary. Not for use in production.
General Objects			
Message Processor T5	Handles the transmission of messages. This object holds a message in its memory space for the host to read.	1	No configuration necessary.
Command Processor T6	Performs a command when written to. Commands include reset, calibrate and backup settings.	1	No configuration necessary.

TABLE 10-1: OBJECTS ON THE MXT1066T2 (CONTINUED)

Object	Description	Number of Instances	Usage
Power Configuration T7	Controls the sleep mode of the device. Power consumption can be lowered by controlling the acquisition frequency and the sleep time between acquisitions.	1	Must be configured before use.
Acquisition Configuration T8	Controls how the device takes each capacitive measurement.	1	Must be configured before use.
Touch Objects			
Key Array T15	Creates a rectangular array of keys. A Key Array T15 object reports simple on/off touch information.	1	Enable and configure as required.
PTC Key Set T97	Object not supported for use		
Multiple Touch Touchscreen T100	Creates a Touchscreen that supports the tracking of more than one touch.	1	Enable and configure as required.
Signal Processing Objects			
Grip Suppression T40	Suppresses false detections caused, for example, by the user gripping the edge of a touchscreen.	1	Enable and configure as required.
Touch Suppression T42	Suppresses false detections caused by unintentional large touches by the user.	1	Enable and configure as required.
Passive Stylus T47	Processes passive stylus input.	1	Enable and configure as required.
Shieldless T56	Allows a sensor to use true single-layer coplanar construction.	1	Enable and configure as required.
Lens Bending T65	Compensates for lens deformation (lens bending) by attempting to eliminate the disturbance signal from the reported deltas.	3	Enable and configure as required.
Noise Suppression T72	Performs various noise reduction techniques during sensor signal acquisition.	1	Enable and configure as required.
Glove Detection T78	Allows for the reporting of glove touches.	1	Enable and configure as required.
Retransmission Compensation T80	Limits the negative effects on touch signals caused by poor device coupling to ground or moisture on the sensor.	1	Enable and configure as required.
Touch Sequence Processor T93	Captures a sequence of touch and release locations to allow double taps to be detected.	1	Enable and configure as required.
PTC Noise Suppression T98	Object not supported for use		
Key Gesture Processor T99	Configures the on-chip gesture processing for one-touch gestures for a linked Key Array T15 object.	1	Enable and configure as required.
Self Capacitance Noise Suppression T108	Suppresses the effects of external noise within the context of self capacitance touch measurements.	1	Enable and configure as required.
Self Capacitance Grip Suppression T112	Allows touches to be reported from the self capacitance measurements while the device is being gripped.	1	Enable and configure as required.
Symbol Gesture Processor T115	Detects arbitrary shaped gestures as a series of ordinal strokes. These are typically symbols drawn by the user for interpretation by the host as wake-up gestures or other application triggers.	1	Enable and configure as required.

TABLE 10-1: OBJECTS ON THE MXT1066T2 (CONTINUED)

Object	Description	Number of Instances	Usage
Support Objects			
Communications Configuration T18	Configures additional communications behavior for the device.	1	Check and configure as necessary.
GPIO Configuration T19	Allows the host controller to configure and use the general purpose I/O pins on the device.	1	Enable and configure as required.
Self Test T25	Configures and performs self-test routines to find faults on a touch sensor.	1	Configure as required for pin test commands.
User Data T38	Provides a data storage area for user data.	1	Configure as required.
Message Count T44	Provides a count of pending messages.	1	Read-only object.
CTE Configuration T46	Controls the capacitive touch engine for the device.	1	Must be configured.
Timer T61	Provides control of a timer.	6	Enable and configure as required.
Serial Data Command T68	Provides an interface for the host driver to deliver various data sets to the device.	1	Enable and configure as required.
Dynamic Configuration Controller T70	Allows rules to be defined that respond to system events.	20	Enable and configure as required.
Dynamic Configuration Container T71	Allows the storage of user configuration on the device that can be selected at runtime based on rules defined in the Dynamic Configuration Controller T70 object.	1	Configure if Dynamic Configuration Controller T70 is in use.
CTE Scan Configuration T77	Configures enhanced X line scanning features.	1	Enable and configure as required.
Touch Event Trigger T79	Configures touch triggers for use with the event handler.	3	Enable and configure as required.
PTC Configuration T95	Object not supported for use		
PTC Tuning Parameters T96	Object not supported for use		
Auxiliary Touch Configuration T104	Allows the setting of self capacitance gain and thresholds for a particular measurement to generate auxiliary touch data for use by other objects.	1	Enable and configure if using self capacitance measurements
Self Capacitance Global Configuration T109	Provides configuration for self capacitance measurements employed on the device.	1	Check and configure as required (if using self capacitance measurements).
Self Capacitance Tuning Parameters T110	Provides configuration space for a generic set of settings for self capacitance measurements.	6	Use under the guidance of Microchip field engineers only.
Self Capacitance Configuration T111	Provides configuration for self capacitance measurements employed on the device.	2	Check and configure as required (if using self capacitance measurements).
Self Capacitance Measurement Configuration T113	Configures self capacitance measurements to generate data for use by other objects.	1	Enable and configure as required.
Symbol Gesture Configuration T116	Stores configuration data that defines the symbols to be detected by the Symbol Gesture Processor T115 object.	1	Configure if Symbol Gesture Processor T115 is in use.

10.2.3 CONFIGURING AND TUNING THE DEVICE

The objects are designed such that a default value of zero in their fields is a “safe” value that typically disables functionality. The objects must be configured before use and the settings written to the non-volatile memory using the Command Processor T6 object.

Perform the following actions for each object:

1. Enable the object, if the object requires it.
2. Configure the fields in the object, as required.
3. Enable reporting, if the object supports messages, to receive messages from the object.

10.3 Writing to the Device

The following mechanisms can be used to write to the device:

- Using an I²C write operation (see [Section 8.2 “Writing To the Device”](#)).

Communication with the device is achieved by writing to the appropriate object:

- To send a command to the device, an appropriate command is written to the Command Processor T6 object.
- To configure the device, a configuration parameter is written to the appropriate object. For example, writing to the Power Configuration T7 configures the power consumption for the device and writing to the touchscreen Multiple Touch Touchscreen T100 object sets up the touchscreen. Some objects are optional and need to be enabled before use.

IMPORTANT! When the host issues any command within an object that results in a flash write to the device Non-Volatile Memory (NVM), that object should have its CTRL RPTEN bit set to 1, if it has one. This ensures that a message from the object writing to the NVM is generated at the completion of the process and an assertion of the $\overline{\text{CHG}}$ line is executed.

The host must also ensure that the assertion of the $\overline{\text{CHG}}$ line refers to the expected object report ID before asserting the $\overline{\text{RESET}}$ line to perform a reset. Failure to follow this guidance may result in a corruption of device configuration area and the generation of a CFGERR.

10.4 Reading from the Device

Status information is stored in the Message Processor T5 object. This object can be read to receive any status information from the device. The following mechanisms provide an interrupt-style interface for reading messages in the Message Processor T5 object:

- The $\overline{\text{CHG}}$ line is asserted whenever a new message is available in the Message Processor T5 object (see [Section 8.6 “CHG Line”](#)). See [Section 8.4 “Reading From the Device”](#) for information on the format of the I²C read operation.

Note that the host should always wait to be notified of messages. The host should not poll the device for messages.

11.0 DEBUGGING AND TUNING

11.1 SPI Debug Interface

The SPI Debug Interface is used for tuning and debugging when running the system and allows the development engineer to use Microchip maXTouch Studio to read the real-time raw data. This uses the low-level debug port.

The SPI Debug Interface consists of the $\overline{\text{DBG_SS}}$, DBG_CLK , and DBG_DATA lines. It is recommended that these pins are routed to test points on all designs such that they can be connected to external hardware during system development. These lines should not be connected to power or GND. See [Section 2.3.10 "SPI Debug Interface"](#) for more details.

The SPI Debug Interface is enabled by the Command Processor T6 object and by default will be off.

NOTE	The touch controller will take care of the pin configuration. When the $\overline{\text{DBG_SS}}$, DBG_CLK , and DBG_DATA lines are in use for debugging, any alternative function for the pins cannot be used.
-------------	---

11.2 Object-based Protocol

The device provides a mechanism for obtaining debug data for development and testing purposes by reading data from the Diagnostic Debug T37 object.

NOTE	The Diagnostic Debug T37 object is of most use for simple tuning purposes. When debugging a design, it is preferable to use the SPI Debug Interface, as this will have a much higher bandwidth and can provide real-time data.
-------------	--

11.3 Self Test

There is a Self Test T25 object that runs self-test routines in the device to find hardware faults on the sense lines and the electrodes. This object also performs an initial pin fault test on power-up to ensure that there is no pin short (X-to-Y, or sense pin to power or GND) before the high-voltage supply is enabled inside the chip. A high-voltage short on the sense lines could damage the device.

MXT1066T2 1.4

12.0 SPECIFICATIONS

12.1 Absolute Maximum Specifications

Vdd	3.6 V
VddIO	3.6 V
AVdd	3.6 V
Maximum continuous combined pin current, all GPIO _n pins	60 mA
Voltage forced onto any pin	−0.3 V to Vdd/VddIO/AVdd + 0.3 V
Configuration parameters maximum writes	10,000
Maximum junction temperature	125°C

CAUTION! Stresses beyond those listed under *Absolute Maximum Specifications* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum specification conditions for extended periods may affect device reliability.

12.2 Recommended Operating Conditions

Operating temperature	−40°C to +85°C
Storage temperature	−60°C to +150°C
Vdd	3.3 V ±5%
VddIO	1.8 V to 3.3 V ±5%
AVdd	3.3 V ±5%
XVdd with internal voltage doubler	Vdd to 2 × Vdd
XVdd with internal voltage tripler	Vdd to 3 × Vdd
Temperature slew rate	10°C/min

12.2.1 DC CHARACTERISTICS

12.2.1.1 Analog Voltage Supply – AVdd

Parameter	Min	Typ	Max	Units	Notes
AVdd					
Operating limits	2.7	3.3	3.6	V	
Supply Rise Rate	–	–	0.036	V/ μ s	For example, for a 3.3 V rail, the voltage must not rise in less than 92 μ s

12.2.1.2 Digital Voltage Supply – VddIO, Vdd

Parameter	Min	Typ	Max	Units	Notes
VddIO					
Operating limits	1.62	3.3	3.6	V	
Supply Rise Rate	–	–	0.036	V/ μ s	For example, for a 3.3 V rail, the voltage must not rise in less than 92 μ s
Vdd					
Operating limits	3.0	3.3	3.47	V	
Supply Rise Rate	–	–	0.036	V/ μ s	For example, for a 3.3 V rail, the voltage must not rise in less than 92 μ s
Supply Fall Rate	–	–	0.05	V/ μ s	For example, for a 3.3 V rail, the voltage must not fall in less than 66 μ s

12.2.1.3 XVdd Voltage Supply – XVdd

Parameter	Min	Typ	Max	Units	Notes
XVdd					
Operating limits	Vdd	–	2 × Vdd	V	Maximum value with internal voltage doubler
Operating limits	Vdd	–	3 × Vdd	V	Maximum value with internal voltage tripler

12.2.2 POWER SUPPLY RIPPLE AND NOISE

Parameter	Min	Typ	Max	Units	Notes
Vdd	–	–	±50	mV	Across frequency range 1 Hz to 1 MHz
AVdd	–	–	±40	mV	Across frequency range 1 Hz to 1 MHz, with Noise Suppression enabled

12.3 Test Configuration

The configuration values listed below were used in the reference unit to validate the interfaces and derive the characterization data provided in the following sections.

TABLE 12-1: TEST CONFIGURATION


Object/Parameter	Description/Setting (Numbers in Decimal)
Acquisition Configuration T8	
CHRGTIME	45
MEASALLOW	11
MEASIDLEDEF	2
MEASACTVDEF	2
Touch Suppression T42	Object Enabled
CTE Configuration T46	
IDLESYNCSPERX	16
ACTVSYNCSPERX	16
Passive Stylus T47	Object Enabled
Lens Bending T65 Instance 0	Object Enabled
Noise Suppression T72	Object Enabled
CTE Scan Configuration T77	Object Enabled
Retransmission Compensation T80	Object Enabled
Multiple Touch Touchscreen T100	Object Enabled
XSIZE	41
YSIZE	26
Auxiliary Touch Configuration T104	Object Enabled
Self Capacitance Noise Suppression T108	Object Enabled
Self Capacitance Configuration T111 Instance 0	
INTTIME	70
IDLESYNCSPERL	24
ACTVSYNCSPERL	24
Self Capacitance Configuration T111 Instance 1	
INTTIME	70
IDLESYNCSPERL	32
ACTVSYNCSPERL	32
Self Capacitance Measurement Configuration T113	Object Enabled

12.4 Current Consumption

NOTE The characterization charts show typical values based on the configuration in [Table 12-1 on page 46](#). Actual power consumption in the user's application will depend on the circumstances of that particular project and will vary from that shown here. Further tuning will be required to achieve an optimal performance.

12.4.1 ANALOG SUPPLY

Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	8.55	9.12	12.49	12.53
10	4.47	4.34	10.62	10.63
16	2.97	2.94	6.66	6.70
32	1.48	1.95	3.38	3.31
64	0.73	1.23	1.64	1.78
128	0.42	0.76	0.79	0.84
254	0.18	0.35	0.48	0.40




MXT1066T2 1.4

12.4.2 DIGITAL SUPPLY


12.4.2.1 Vdd

Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	10.69	11.94	13.66	15.13
10	7.06	7.21	12.13	13.39
16	5.39	5.40	8.53	9.84
32	2.88	3.30	4.54	5.19
64	1.59	2.02	2.36	2.72
128	0.93	1.08	1.57	1.35
254	0.65	0.65	0.89	0.90



12.4.2.2 VddIO

Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	0.00	0.54	0.54	0.54
10	0.00	0.55	0.55	0.55
16	0.00	0.55	0.55	0.55
32	0.00	0.55	0.55	0.55
64	0.00	0.55	0.55	0.55
128	0.00	0.55	0.55	0.55
254	0.00	0.55	0.55	0.55



12.5 Deep Sleep Current


$T_A = 25^\circ\text{C}$

Parameter	Min	Typ	Max	Units	Notes
Deep Sleep Current	–	228	–	μA	Vdd = 3.3 V, AVdd = 3.3 V
Deep Sleep Power	–	752	–	μW	Vdd = 3.3 V, AVdd = 3.3 V


12.6 Timing Specifications

NOTE The figures below show typical values based on the test configuration. Actual timings in the user's application will depend on the circumstances of that particular project and will vary from those shown below. Further tuning will be required to achieve an optimal performance.

12.6.1 SPEED



12.6.2 TOUCH LATENCY



12.6.3 RESET TIMINGS

Parameter	Min	Typ	Max	Units	Notes
Power on to $\overline{\text{CHG}}$ line low	–	91	–	ms	Vdd supply for POR VddIO supply for external reset
Hardware reset to $\overline{\text{CHG}}$ line low	–	85	–	ms	
Software reset to $\overline{\text{CHG}}$ line low	–	106	–	ms	

Note 1: Any $\overline{\text{CHG}}$ line activity before the power-on or reset period has expired should be ignored by the host. Operation of this signal cannot be guaranteed before the power-on/reset periods have expired.

12.7 Touchscreen Sensor Characteristics

Parameter	Description	
Cm	Mutual capacitance	Typical value is between 0.15 pF and 3 pF on a single node.
Cpx	Mutual capacitance load to X	Microchip recommends a maximum load of 300 pF on each X or Y line. ⁽¹⁾
Cpy	Mutual capacitance load to Y	
Cpx	Self capacitance load to X	Microchip recommends a maximum load of 100 pF on each X or Y line. ⁽¹⁾
Cpy	Self capacitance load to Y	
ΔCpx	Self capacitance imbalance on X	Nominal value is 20.9 pF. Value increases by 1 pF for every 45 pF reduction in Cpx/Cpy (based on 100 pF load)
ΔCpy	Self capacitance imbalance on Y	
Cpds0	Self capacitance load to Driven Shield	Microchip recommends a maximum load of 100 pF on the Driven Shield line. ⁽¹⁾

Note 1: Please contact your Microchip representative for advice if you intend to use higher values.

12.8 Input/Output Characteristics

Parameter	Description	Min	Typ	Max	Units	Notes
Input (All input pins connected to the VddIO power rail)						
Vil	Low input logic level	−0.3	−	0.3 × VddIO	V	VddIO = 1.8 V to Vdd
Vih	High input logic level	0.7 × VddIO	−	VddIO	V	VddIO = 1.8 V to Vdd
Iil	Input leakage current	−	−	1	μA	Pull-up resistors disabled
$\overline{\text{RESET}}$	Internal pull-up resistor	20	40	60	kΩ	
GPIOs	Internal pull-up/pull-down resistor					
Output (All output pins connected to the VddIO power rail)						
Vol	Low output voltage	0	−	0.2 × VddIO	V	VddIO = 1.8 V to Vdd Iol = −2 mA
Voh	High output voltage	0.8 × VddIO	−	VddIO	V	VddIO = 1.8 V to Vdd Ioh = 2 mA

12.9 I²C Specification

Parameter	Value
Addresses	0x4A or 0x4B
I ² C specification ⁽¹⁾	Revision 6.0
Maximum bus speed (SCL) ⁽²⁾	1 MHz
Standard Mode ⁽³⁾	100 kHz
Fast Mode ⁽³⁾	400 kHz
Fast Mode Plus ⁽³⁾	1 MHz
High Speed Mode ⁽³⁾	3.4 MHz

- Note** 1: More detailed information on I²C operation is available from www.nxp.com/documents/user_manual/UM10204.pdf.
- 2: In systems with heavily laden I²C lines, even with minimum pull-up resistor values, bus speed may be limited by capacitive loading to less than the theoretical maximum.
- 3: The values of pull-up resistors should be chosen to ensure SCL and SDA rise and fall times meet the I²C specification. The value required will depend on the amount of capacitance loading on the lines.

12.10 Touch Accuracy and Repeatability

Parameter	Min	Typ	Max	Units	Notes
Linearity (touch only; 5.4 mm electrode pitch)	—	±1	—	mm	8 mm or greater finger
Linearity (touch only; 4.2 mm electrode pitch)	—	±0.5	—	mm	4 mm or greater finger
Accuracy	—	±1	—	mm	
Accuracy at edge	—	±2	—	mm	
Repeatability	—	±0.25	—	%	X axis with 12-bit resolution

12.11 Thermal Packaging

12.11.1 THERMAL DATA

Parameter	Description	Typ	Unit	Condition	Package
θ_{JA}	Junction to ambient thermal resistance	55.0	°C/W	Still air	114-ball UFBGA 7 × 5 × 0.65 mm
θ_{JC}	Junction to case thermal resistance	7.0	°C/W		114-ball UFBGA 7 × 5 × 0.65 mm
θ_{JA}	Junction to ambient thermal resistance	47.0	°C/W	Still air	117-ball UFBGA 9.5 × 7 × 0.65 mm
θ_{JC}	Junction to case thermal resistance	7.5	°C/W		117-ball UFBGA 9.5 × 7 × 0.65 mm

12.11.2 JUNCTION TEMPERATURE

The maximum junction temperature allowed on this device is 125°C.

The average junction temperature in °C (T_J) for this device can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA})$$

If a cooling device is required, use this equation:

$$T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

where:

- θ_{JA} = package thermal resistance, Junction to ambient (°C/W) (see [Section 12.11.1 "Thermal Data"](#))
- θ_{JC} = package thermal resistance, Junction to case thermal resistance (°C/W) (see [Section 12.11.1 "Thermal Data"](#))
- $\theta_{HEATSINK}$ = cooling device thermal resistance (°C/W), provided in the cooling device datasheet
- P_D = device power consumption (W)
- T_A is the ambient temperature (°C)

12.12 ESD Information

Parameter	Value	Reference standard
Human Body Model (HBM)	±2000 V	JEDEC JS-001
Charge Device Model (CDM)	±250 V	JEDEC JS-001

12.13 Soldering Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/s max
Preheat Temperature 175°C ±25°C	150 – 200°C
Time Maintained Above 217°C	60 – 150 s
Time within 5°C of Actual Peak Temperature	30 s
Peak Temperature Range	260°C
Ramp down Rate	6°C/s max
Time 25°C to Peak Temperature	8 minutes max

12.14 Moisture Sensitivity Level (MSL)


MSL Rating	Package Type(s)	Peak Body Temperature	Specifications
MSL3	BGA	260°C	IPC/JEDEC J-STD-020

MXT1066T2 1.4


13.0 PACKAGING INFORMATION

13.1 Package Marking Information

13.1.1 114-BALL UFBGA



13.1.2 117-BALL UFBGA




13.1.3 ORDERABLE PART NUMBERS

The product identification system for maXTouch devices is described in “[Product Identification System](#)”. That section also lists example part numbers for the device.

13.2 Package Details

13.2.1 114-BALL UFBGA 7 × 5 × 0.65 MM


NOTE For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



MXT1066T2 1.4

13.2.2 117-BALL UFBGA 9.5 × 7 × 0.65 MM

NOTE For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



APPENDIX A: ASSOCIATED DOCUMENTS

NOTE Some of the documents listed below are available under NDA only.
--

The following documents are available by contacting your Microchip representative:

Product Documentation

- Application Note: MXTAN0213 – *Interfacing with maXTouch Touchscreen Controllers*

Touchscreen design and PCB/FPCB layout guidelines

- Application Note: QTAN0054 – *Getting Started with maXTouch Touchscreen Designs*
- Application Note: MXTAN0208 – *Design Guide for PCB Layouts for maXTouch Touch Controllers*
- Application Note: QTAN0080 – *Touchscreens Sensor Design Guide*
- Application note: AN2683 – *Edge Wiring for Self Capacitance maXTouch Touchscreens*

Miscellaneous

- Application Note: QTAN0050 – *Using the maXTouch Debug Port*
- Application Note: QTAN0058 – *Rejecting Unintentional Touches with the maXTouch Touchscreen Controllers*

Tools

- *maXTouch Studio User Guide* (distributed as on-line help with maXTouch Studio)

APPENDIX B: REVISION HISTORY

Revision AX (October 2015)

Last released edition for firmware revision 1.0 – Atmel Release version

Revision A (August 2018)

Reformatted edition for firmware revision 1.0 – Microchip Release version

This revision incorporates the following updates:

- Updated to Microchip datasheet format:
 - “Pin configuration” moved to start of datasheet
 - “To Our Valued Customers” added
 - Section 13.0 “Packaging Information” updated with new headings. Part numbers moved to “Product Identification System”
 - Associated Documents moved to [Appendix A “Associated Documents”](#)
 - Revision History moved to this appendix
 - Index added
 - “Product Identification System” added
 - “The Microchip Web Site”, “Customer Change Notification Service” and “Customer Support” sections added
 - Back cover updated
- Features:
 - Typical touchscreen size updated
 - Touch Sensor Technology section added
 - Panel / cover glass support section replaced by Front Panel Material
 - Advanced Touch Handling section merged into Touch Performance section. Scan Speed one finger reporting rate added
 - Wake-up/unlock gestures moved to own Gestures section
 - Application Interfaces: SPI Debug Interface added
 - References to PTC removed; feature no longer supported
 - Other feature points rearranged
- “Pin configuration”:
 - Updated to show power rail information
 - $\overline{\text{DBG_SS/TEST}}$ pin now recommends pull up to VddIO
- Section 1.0 “Overview of mXT1066T2”:
 - Touch detection description updated
 - References to PTC removed; feature no longer supported
- Section 2.0 “Schematic”:
 - Schematic modified to show the maximum number of decoupling capacitors required
 - Section 2.3 “Schematic Notes”: Subsections rearranged and updated
 - Section 2.3.1 “Power Supply”: New section added
 - Section 2.3.2 “Decoupling capacitors”: Section moved and advice on decoupling capacitors modified to recommend maximum number of decoupling capacitors
 - Section 2.3.3 “Pull-up Resistors”: New section added
 - Section 2.3.4 “Internal Voltage Pump”: Section moved and advice updated
 - *RESET Line* section removed; Creset no longer considered optional so note no longer needed
 - Section 2.3.9 “GPIO Pins”: updated with information moved from elsewhere
 - Section 2.3.10 “SPI Debug Interface”: Section added. Information from previous sections on the $\overline{\text{DBG_SS}}$, $\overline{\text{DBG_CLK}}$ and $\overline{\text{DBG_DATA}}$ lines incorporated and updated
 - Note section on Low Drop-out Voltage Regulators moved to [Section 9.0 “PCB Design Considerations”](#)
 - Notes on PTC removed; feature no longer supported
- *Circuit Components* section removed and contents merged into [Section 9.0 “PCB Design Considerations”](#)

- [Section 4.0 “Sensor Layout”](#):
 - Section headings added
 - Touch panel layout notes updated to aid clarity
 - Multiple Touch Touchscreen T100 rules updated
 - Key Array T15 rules updated
 - [Section 4.1 “Screen Size”](#) added
 - PTC layout removed; feature no longer supported
- [Section 5.0 “Power-up / Reset Requirements”](#):
 - Updated with minor rewording
 - Information on power-up checksum removed; now in [Section 10.0 “Getting Started with mXT1066T2”](#)
 - [Section 5.3 “Power-up and Initialization”](#): Section added
- [Section 6.0 “Detailed Operation”](#):
 - [Section 6.4 “Sensor Acquisition”](#): Description corrected
 - [Section 6.9 “Grip Suppression”](#): Minor updates to text
 - [Section 6.14 “Adjacent Key Suppression Technology”](#): Updated to remove unnecessary detail
 - GPIO Pins section removed and contents moved to [Section 2.3.9 “GPIO Pins”](#)
- [Section 8.0 “I2C Communications”](#):
 - [Section 8.8 “Clock Stretching”](#) corrected
 - All footnotes incorporated into main text
- [Section 9.0 “PCB Design Considerations”](#):
 - Power Supply heading added. [Section 9.3.1 “Supply Quality”](#) added
 - [Section 9.3.3 “Power Supply Decoupling”](#): Advice updated
 - [Section 9.3.4 “Voltage Pump”](#): Section added
 - [Section 9.4 “Voltage Regulators”](#): Section added
- [Section 10.0 “Getting Started with mXT1066T2”](#):
 - [Section 10.1.2 “Power-up Sequence”](#): Information and advice corrected
 - [Table 10-1 on page 39](#): Minor updates to object descriptions. PTC objects listed as unsupported
 - [Section 10.3 “Writing to the Device”](#): Note added concerning writing to NVM
- [Section 12.0 “Specifications”](#):
 - [Section 12.1 “Absolute Maximum Specifications”](#): Maximum continuous combined pin current added. Maximum junction temperature added
 - [Section 12.2 “Recommended Operating Conditions”](#): Cx parameter removed (replaced by [Section 12.7 “Touchscreen Sensor Characteristics”](#)). XVdd voltage with voltage doubler and tripler added
 - [Section 12.2.1 “DC Characteristics”](#): Tables in sub-sections updated to show rise/fall rates correctly with explanatory notes. Supply rise rate corrected to 0.036 V/μs
 - [Section 12.2.1.3 “XVdd Voltage Supply – XVdd”](#): Section added
 - [Section 12.2.2 “Power Supply Ripple and Noise”](#): Section moved. Now shows single AVdd value
 - [Table 12-1 on page 46](#): PTC objects removed; feature no longer supported
 - [Section 12.4 “Current Consumption”](#): Note added to say characterization charts show typical values
 - [Section 12.7 “Touchscreen Sensor Characteristics”](#) added
 - [Section 12.8 “Input/Output Characteristics”](#): All I/O pins are listed in the table. GPIO internal pull-up/pull-down resistor values added
 - [Section 12.9 “I2C Specification”](#): Specific resistor values removed. Interface speed information added
 - [Section 12.11.2 “Junction Temperature”](#): Maximum junction temperature added
- [Appendix A “Associated Documents”](#):
 - Referenced documents updated
- References to PTC removed; feature no longer supported
- maXCharger T72 object renamed to Noise Suppression T72
- Self Capacitance maXCharger T108 object renamed to Self Capacitance Noise Suppression T108
- References to restricted documents removed throughout
- References to Atmel Corporation removed or changed to Microchip Technology Inc, where appropriate

INDEX

A

Absolute maximum specifications	44
ADDSEL pin	29, 30
Adjacent key suppression technology	28
AKS. See <i>Adjacent key suppression</i>	
Analog I/O	38
Analog voltage supply	45
AVdd voltage supply	45

C

Calibration	26
Capacitive Touch Engine (CTE)	15
Charge time	26
Checksum in I ² C writes	30
CHG line	
I ² C	33
mode 0 operation	34
mode 1 operation	34
Clock stretching	35
Communications	29
Component placement and tracking	38
Connection Information see <i>Pinouts</i>	3
Customer Change Notification Service	63
Customer Notification Service	63
Customer Support	63

D

DC characteristics	45
Debugging	43
object-based protocol	43
self test	43
SPI Debug Interface	19, 43
Decoupling capacitors	18, 36
Detailed operation	26
Detection integrator	26
Device	
overview	15
Digital filtering	27
Digital signals	38
Digital voltage supply	45
Direct Memory Access	31

E

EMC problems	38
ESD information	53

G

Glove detection	28
GPIO pins	19
Grip suppression	27
Ground tracking	36

I

I/O pins	18
I ² C communications	30–35
address selection	29, 30
ADDSEL pin	29, 30
CHG line	33
clock stretching	35
reading from the device	31
reading messages with DMA	31
SCL line	34
SDA line	34
specification	52

writes in checksum mode	30
writing to the device	30

I ² C interface	
SCL line	18, 34
SDA line	18, 34

Input/Output characteristics	51
Internet Address	63

J

Junction temperature	53
----------------------------	----

L

Lens bending	28
--------------------	----

M

Microchip Internet Web Site	63
Moisture sensitivity level (msl)	53
Multiple function pins	19
Mutual capacitance measurements	15

N

Noise suppression	27
display	27

O

Object-based protocol	43
Operational modes	26
Overview of the mXT1066T2	15

P

PCB cleanliness	36
PCB design	36
analog I/O	38
component placement and tracking	38
decoupling capacitors	36
digital signals	38
EMC problems	38
ground tracking	36
PCB cleanliness	36
power supply	36
supply rails	36
voltage pump	36
voltage regulator	37

Pinouts	3
114-ball UFBGA	3
117-ball UFBGA	8

Power supply	
I/O pins	18
PCB design	36
Power supply ripple and noise	45
Power-up/reset	23
Initialization	25
power-on reset (POR)	23
VddIO enabled after Vdd	24
Pull-up resistors	18

R

Recommended operating conditions	44
Repeatability	52
Reset timings	51
Retransmission compensation	27

S

Schematic	16
decoupling capacitors	18

GPIO pins.....	19
I ² C interface	18
pull-up resistors.....	18
voltage pump.....	18
SCL line.....	34
SCLline.....	18, 34
Screen size	21
SDA line	18, 34
Self capacitance measurements	15
Self test	43
Sensor acquisition	26
Shieldless support.....	27
Soldering profile	53
Specifications	44–53
absolute maximum specifications	44
analog voltage supply	45
DC characteristics	45
digital voltage supply.....	45
ESD information	53
I ² C specification	52
input/output characteristics	51
junction temperature	53
moisture sensitivity level (msl)	53
power supply ripple and noise.....	45
recommended operating conditions	44
repeatability.....	52
reset timings	51
soldering profile.....	53
test configuration.....	46
thermal data	52
timing specifications	50
touch accuracy	52
touchscreen sensor characteristics.....	51
XVdd voltage supply	45
SPI Debug Interface	19, 43
Stylus support	28
Supply rails.....	36
T	
Test configuration specification	46
Thermal data	52
Timing specifications	50
Touch accuracy	52
Touch detection.....	15, 26
Touchscreen sensor characteristics.....	51
Tuning	43
U	
Unintentional touch suppression	28
V	
Vdd voltage supply	45
VddCore supply.....	18
VddIO voltage supply	45
Voltage pump	18, 36
Voltage regulator	37
multiple supply operation	38
single supply operation	38
W	
WWW Address	63
X	
XVdd voltage supply	45

MXT1066T2 1.4

PRODUCT IDENTIFICATION SYSTEM

The table below gives details on the product identification system for maXTouch devices. See [“Orderable Part Numbers”](#) below for example part numbers for the mXT1066T2.

To order or obtain information, for example on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	-XXX	[X]	[XX]	[X]	[XXX]
Device	Package	Temperature Range	Sample Type	Tape and Reel Option	Pattern
Device:	Base device name				
Package:	A	=	QFP (Plastic Quad Flatpack)		
	CC	=	UFBGA (Ultra Thin Fine-pitch Ball Grid Array)		
	C2	=	UFBGA (Ultra Thin Fine-pitch Ball Grid Array)		
	NH	=	UFBGA (Ultra Thin Fine-pitch Ball Grid Array)		
	C4	=	X1FBGA (Extra Thin Fine-pitch Ball Grid Array)		
	MA	=	XQFN (Super Thin Quad Flat No Lead Sawn)		
	MA5	=	XQFN (Super Thin Quad Flat No Lead Sawn)		
Temperature Range:	U	=	-40°C to +85°C (Grade 3)		
	T	=	-40°C to +85°C (Grade 3)		
	B	=	-40°C to +105°C (Grade 2)		
Sample Type:	Blank	=	Release Sample		
	ES	=	Pre-release (Engineering) Sample		
Tape and Reel Option:	Blank	=	Standard Packaging (Tube or Tray)		
	R	=	Tape and Reel ⁽¹⁾		
Pattern:	QTP, SQTP, Code or Special Requirements (Blank Otherwise)				

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. See [“Orderable Part Numbers”](#) below or check with your Microchip Sales Office for package availability with the Tape and Reel option.

Orderable Part Numbers

Orderable Part Number	Firmware Revision	Description
ATMXT1066T2-C2U025 (Supplied in trays)	1.4.AA	114-ball UFBGA 7 × 5 × 0.65 mm, RoHS compliant Industrial grade; not suitable for automotive characterization
ATMXT1066T2-C2UR025 (Supplied in tape and reel)		
ATMXT1066T2-NHU025 (Supplied in trays)	1.4.AA	117-ball UFBGA 9.5 × 7 × 0.65 mm, RoHS compliant Industrial grade; not suitable for automotive characterization
ATMXT1066T2-NHUR025 (Supplied in tape and reel)		

Atmel SL Code

An SL (QS) code was required on Atmel purchase orders, but is no longer used by Microchip. The SL code has been replaced by the 3-digit QTP code suffix on all Microchip industrial grade orderable part numbers.

The legacy Atmel SL (QS) code for mXT1066T2 1.4.AA is Q1108.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoC® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3314-9

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
[http://www.microchip.com/
support](http://www.microchip.com/support)
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820