

#### FEATURES AND BENEFITS

- Integrated boost MOSFET, current sensing, compensation, and output LDO
- Configurable boost capacitor option:
  - □ A8300: ceramic
  - □ A8300-1: electrolytic
- Sleep mode with shutdown current  $< 15 \mu A (typ)$
- Early Power Failure (EPF) warning function
- · Backfeed current control
- Robust output pin voltage rating for surge and backfeed protection
- Adjustable LNB output current limit from 300 to 950 mA
  - ☐ Selectable overcurrent disable timer
  - □ Covers a wide array of application requirements
  - □ Minimizes component sizing to fit each application
  - ☐ For startup, reconfiguration, and continuous output (maximum value depends on PCB thermal design)

Continued on the next page...

#### PACKAGE:





24-contact MLP/QFN with exposed thermal pad (suffix ES) 4 mm  $\times$  4 mm  $\times$  0.75 mm

#### DESCRIPTION

Intended for analog and digital satellite receivers, these single low noise block converter regulators (LNBR) consist of a monolithic boost converter followed by a low-drop linear regulator. They are specifically designed to provide the power and the interface signals to an LNB down converter via coaxial cable in satellite TV receiver systems.


The A8300 and A8300-1 require few external components, with the boost switch and compensation circuitry integrated inside of the devices. The 563 kHz switching frequency is chosen to minimize the size of the passive filtering components.

For DiSEqC<sup>TM</sup> communication the ICs provide an internal 22 kHz tone that is gated with a control pin, or can accept an external 22 kHz through this same pin. In addition, these devices have integrated tone detection capability for full two-way DiSEqC<sup>TM</sup> communications, as well as an integrated gate drive for the filter bypass FET.

The I<sup>2</sup>C<sup>TM</sup>-compatible interface provides control capabilities for complex system requirements, as well as diagnostic capabilities for system fault reporting. A sleep pin is also available to maximize power savings and to quickly shut down the device if needed, without using I<sup>2</sup>C<sup>TM</sup> control.

Continued on the next page...

#### **Functional Block Diagram**



### Single LNB Supply and Control Voltage Regulators

#### FEATURES AND BENEFITS (CONTINUED)

- Boost peak current limit scales with LNB current limit setting
- LNB overcurrent limit protection and TSD can be either latched or auto-restart
- Full DiSEqC<sup>TM</sup> compatibility
- Dynamic tone detect amplitude and frequency transmit/receive thresholds
- Diagnostic features: PNG, TDET, and EPF
- Extensive protection features: UVLO, TSD, CPOK, and OCP

#### **DESCRIPTION (CONTINUED)**

The devices also offer an Early Power Failure (EPF) function, which helps to verify the status of the 12 V rail as well as initiate shutdown routines.

The A8300 and A8300-1 are supplied in a 4 mm  $\times$  4 mm, 24-contact, lead (Pb) free QFN package (suffix ES) with 100% matte-tin-plated leadframe

#### **SELECTION GUIDE**

Part Number	<b>Boost Capacitor</b>	Packing <sup>[1]</sup>	Package
A8300SESTR-T	Ceramic	7-inch reel,	ES package <sup>[2]</sup> , QFN surface mount
A8300SESTR-T-1	Electrolytic	1500 pieces/reel 12 mm carrier tape	4 mm × 4 mm × 0.75 mm nominal height



#### **ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	Conditions	Rating	Unit
VIN Pin	V <sub>IN</sub>		25	V
Output Current [1]	I <sub>LNB</sub>		Internally Limited	Α
BOOST and BFGATE Pins			-0.3 to 43	V
LNB Pin [2]		Surge	-1.0 to 43	V
LX Pin			-0.3 to 30	V
VCP Pin			-0.3 to 48	V
All Other Pins			-0.3 to 5.5	V
Operating Ambient Temperature	T <sub>A</sub>	Range S	–20 to 85	°C
Junction Temperature	T <sub>J</sub> (max)		150	°C
Storage Temperature	T <sub>stg</sub>		-55 to 150	°C

<sup>[1]</sup> Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified current ratings, or a junction temperature, T<sub>J</sub>, of 150°C.

#### THERMAL CHARACTERISTICS

Characteristic Symbol		Test Conditions*	Value	Unit
Package Thermal Resistance	$R_{ heta JA}$	4-layer PCB based on JEDEC standard	37	°C/W

<sup>\*</sup>Additional thermal information available on the Allegro website



<sup>[1]</sup> Contact Allegro for additional packing options.

 $<sup>^{[2]}\,\</sup>mbox{Leadframe}$  plating 100% matte tin.

<sup>[2]</sup> See application schematics 3 and 4 on pages 33 and 34.


### Single LNB Supply and Control Voltage Regulators

#### **Table of Contents**

realures and denents	
Description	
Package	
Functional Block Diagram	
Selection Guide	2
Absolute Maximum Ratings	
Thermal Characteristics	2
Pinout Diagram and Terminal List	4
Electrical Characteristics	;
Functional Description	
Boost Converter/Linear Regulator	9
Boost Converter Operation Under Light Load	
Charge Pump	. 10
LNB and Boost Current Limit Setting	. 10
Protection	. 10
Undervoltage Lockout (UVLO)	. 10
Overload and Short Circuit Handling	
Slew Rate Control	. 13
Pull-Down Rate	
Thermal Shutdown (TSD)	
Output Reverse Current Control	. 13
Sleep Mode	. 1
In-Rush Current	
Tone Generation	
Tone Detection	
Early Power Failure Warning (EPF)	
Cable Disconnect Test	
Component Selection	. 1
Boost Inductor	
A8300 Boost Ceramic Capacitor	
A8300-1 Boost Electrolytic Capacitor	
Boost Filtering and LNB Noise	. 18
Surge Components	
I <sup>2</sup> C™-Compatible Interface	
SDA and SCL Signals	
Acknowledge (AK) Bit	
Acknowledge Bit During a Write Sequence	
Acknowledge Bit During a Read Sequence	
I <sup>2</sup> C™ Communications	
I <sup>2</sup> C <sup>™</sup> Start and Stop Conditions	
I <sup>2</sup> C <sup>™</sup> Write Sequence Description	
I <sup>2</sup> C™ Read Sequence Description	
Interrupt Request (IRQ) Pin	
Control Registers (I²C™-Compatible Write Register)	
Status Register (I²C™-Compatible Read Register)	
Application Information	
Package Outline Drawing	
J	- '



#### **Pinout Diagram**



#### **Terminal List Table**

Number	Name	Function
1	LNB	Output voltage to the LNB
2	BFGATE	Gate driver pin for the external P-channel bypass MOSFET
3, 20, 23	NC	No connection
4	BFC	Bypass FET control logic
5	TDI	Connect to output for 22 kHz tone verification function
6	TDO	Open-drain logic output that transitions low when a 22 kHz tone is present at TDI
7	EPF	Early Power Failure warning comparator input
8	ĪRQ	Interrupt request output
9	SCL	I <sup>2</sup> C™-compatible clock input
10	SDA	I <sup>2</sup> C™-compatible data input/output
11	ADD	Address select
12	TONECTRL	Apply an external 22 kHz tone or tone on-and-off signal to enable/disable internal tone
13	TCAP	Capacitor for setting the rise and fall time of the LNB output
14	ISET	Terminal for external resistor that sets the output current limit
15	SLEEP	Disables LNB output, boost, I <sup>2</sup> C <sup>™</sup> communication, and charge pump, to reduce input quiescent current to < 15 µA
16	VREG	Analog supply
17	GND	Signal ground
18	VIN	Input supply voltage
19	LX	Internal MOSFET drain node
21	GNDLX	Boost switch ground
22	BOOST	Tracking supply voltage to linear regulator
24	VCP	Gate supply voltage
_	PAD	Exposed pad for thermal dissipation; connect to the ground plane



### Single LNB Supply and Control Voltage Regulators

ELECTRICAL CHARACTERISTICS [1]: Valid at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 10 to 16 V, SLEEP = 1, ● as noted [2], unless noted otherwise

Characteristic Symbol Test Conditions			Min.	Тур.	Max.	Unit	
GENERAL	'					·	
Output Voltage Accuracy	V <sub>LNB</sub>	V <sub>IN</sub> = 12 V, I <sub>LNB</sub> = 10 mA, see table 3a for DAC settings	•	-2	-	2	%
Load Regulation	A\/	$V_{IN} = 12 \text{ V}, V_{LNB} = 13.667 \text{ V},$ $\Delta I_{LNB} = 10 \text{ to } 700 \text{ mA}$	•	_	75	120	mV
Load Regulation	$\Delta V_{LNB(Load)}$	$V_{IN}$ = 12 V, $V_{LNB}$ = 19.000 V, $\Delta I_{LNB}$ = 10 to 700 mA	•	_	85	150	mV
Line Regulation	A\/	$V_{IN}$ = 10 to 16 V, $V_{LNB}$ = 13.667 V, $I_{LNB}$ = 10 mA	•	-10	0	10	mV
Line Regulation	$\Delta V_{LNB(Line)}$	$V_{IN}$ = 10 to 16 V, $V_{LNB}$ = 19.000 V, $I_{LNB}$ = 10 mA	•	-10	0	10	mV
	I <sub>IN(OFF)</sub>	SLEEP = 0 V, V <sub>IN</sub> = 12 V, TONECTRL = 0, EPF pin open		_	_	15	μΑ
	(511)	ENB bit = 0, V <sub>IN</sub> = 12 V		-	4.5	_	mA
Supply Current		ENB bit = 1, V <sub>IN</sub> = 12 V, V <sub>LNB</sub> = 19 V, I <sub>LOAD</sub> = 0 mA, TONECTRL = 0		_	18	-	mA
	I <sub>IN(ON)</sub>	ENB bit = 1, $V_{IN}$ = 12 V, $V_{LNB}$ = 19 V, $I_{LOAD}$ = 0 mA, TONECTRL = 1		_	44	_	mA
Boost Switch On Resistance	R <sub>DS(on)</sub> BOOST	I <sub>SW</sub> = 450 mA		_	300	_	mΩ
Switching Frequency	f <sub>SW</sub>			507	563	619	kHz
Linear Regulator Voltage Drop	$\Delta V_{LR}$	V <sub>BOOST</sub> – V <sub>LNB</sub> , no tone signal, I <sub>LOAD</sub> = 700 mA		600	800	1000	mV
TCAP Pin Current	I <sub>CHG</sub>	TCAP capacitor (C12) charging	Ш	-13	-10	-7	μΑ
TOAL TIII Guilent	I <sub>DISCHG</sub>	TCAP capacitor (C12) discharging	Ш	7	10	13	μΑ
Output Voltage Rise Time [3]	t <sub>r(VLNB)</sub>	For $V_{LNB}$ 13 $\rightarrow$ 19 V; $C_{12}$ = 100 nF, $I_{LOAD}$ = 700 mA		_	10	_	ms
Output Voltage Pull-Down Time [3]	t <sub>f(VLNB)</sub>	For $V_{LNB}$ 19 $\rightarrow$ 13 V; $C_{LOAD}$ = 100 $\mu$ F, $I_{LOAD}$ = 0 mA, SINK_DIS bit = 0		_	25	_	ms
		ENB bit = 0		_	2	4	mA
		SINK_DIS bit = 1, ENB bit = 1, TONECTRL = 0		_	7	10	mA
Output Reverse Current	I <sub>RLNB</sub>	SINK_DIS bit = 0, ENB bit = 1, TONECTRL = 0,  V <sub>LNB</sub> - V <sub>SEL</sub>   < 1.5 V		-	25	40	mA
	'KLNB	SINK_DIS bit = 0, ENB bit = 1, TONECTRL = 1,  V <sub>LNB</sub> - V <sub>SEL</sub>   < 1.5 V		-	60	85	mA
		SINK_DIS bit = 0, ENB bit = 1, TONECTRL = 0 or 1,  V <sub>LNB</sub> - V <sub>SEL</sub>   > 1.5 V		-	7	10	mA

Continued on the next page...



### Single LNB Supply and Control Voltage Regulators

ELECTRICAL CHARACTERISTICS [1] (continued): Valid at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 10 to 16 V, SLEEP = 1, ● as noted [2], unless noted otherwise

Characteristic	Symbol	Test Conditions		Min.	Тур.	Max.	Unit
GENERAL (continued)	•						
Ripple and Noise on LNB Output <sup>[4]</sup>	V <sub>ripn(pp)</sub>	20 MHz BWL; reference circuit shown in Functional Block diagram; contact Allegro for additional information on application circuit board design		-	30	-	mV <sub>PP</sub>
VREG Voltage	V <sub>VREG</sub>	V <sub>IN</sub> = 10 V		4.97	5.25	5.53	V
ISET Voltage	V <sub>ISET</sub>	V <sub>IN</sub> = 10 V		3.4	3.5	3.6	V
TCAP Voltage		V <sub>IN</sub> = 10 V, V <sub>LNB</sub> = 13.667 V		_	2.28	_	V
TOAF Vollage	V <sub>TCAP</sub>	V <sub>IN</sub> = 10 V, V <sub>LNB</sub> = 19.000 V		_	3.17	_	V
PROTECTION CIRCUITRY							
Outrat Outrans I instit [5]		R <sub>SET</sub> = 100 kΩ	•	250	300	350	mA
Output Overcurrent Limit [5]	I <sub>LNB(MAX)</sub>	R <sub>SET</sub> = 37.4 kΩ	•	720	800	880	mA
Oversome of Disable Time		TDIS_T bit = 1		_	45	-	ms
Overcurrent Disable Time	t <sub>DIS</sub>	TDIS_T bit = 0		_	28	_	ms
Overcurrent Re-Enable Time	t <sub>REN</sub>	RSMODE bit = 1		_	1	_	s
Boost MOSFET Current Limit	1	R <sub>SET</sub> = 100 kΩ		1300	1800	2300	mA
Boost MOSFET Guitent Elinit	I <sub>BOOST(MAX)</sub>	R <sub>SET</sub> = 37.4 kΩ		2800	3300	3800	mA
VIN Undervoltage Lockout Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> falling		8.05	8.35	8.65	V
VIN Turn-On Threshold	V <sub>IN(th)</sub>	V <sub>IN</sub> rising		8.40	8.70	9.00	V
Undervoltage Hysteresis	V <sub>UVLOHYS</sub>			_	350	_	mV
I <sup>2</sup> C <sup>™</sup> Undervoltage Lockout Threshold	V <sub>UVLO_12C</sub>	V <sub>IN</sub> falling		_	5.5	_	V
I <sup>2</sup> C <sup>™</sup> Turn-On Threshold	V <sub>IN(th)_I2C</sub>	V <sub>IN</sub> rising		_	5.7	_	V
Thermal Shutdown Threshold [3]	T <sub>J</sub>			_	165	-	°C
Thermal Shutdown Hysteresis [3]	$\Delta T_{ m J}$			_	20	-	°C
Davier Net Cood (Law)	PNG <sub>LOSET</sub>	With respect to V <sub>LNB</sub> setting; V <sub>LNB</sub> low, PNG bit set to 1		88	91	94	%
Power Not Good (Low)	PNG <sub>LORESET</sub>	With respect to V <sub>LNB</sub> setting; V <sub>LNB</sub> low, PNG bit reset to 0		92	95	98	%
Power Not Good (Low) Hysteresis	PNG <sub>LOHYS</sub>	With respect to V <sub>LNB</sub> setting		_	4	_	%
Davis Net Cood (High)	PNG <sub>HISET</sub>	With respect to V <sub>LNB</sub> setting; V <sub>LNB</sub> high, PNG bit set to 1		106	109	112	%
Power Not Good (High)	PNG <sub>HIRESET</sub>	With respect to V <sub>LNB</sub> setting; V <sub>LNB</sub> high, PNG bit reset to 0		102	105	108	%
Power Not Good (High) Hysteresis	PNG <sub>HIHYS</sub>	With respect to V <sub>LNB</sub> setting		_	4	_	%

Continued on the next page...



### Single LNB Supply and Control Voltage Regulators

ELECTRICAL CHARACTERISTICS [1] (continued): Valid at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 10 to 16 V, SLEEP = 1, ● as noted [2], unless noted otherwise

Characteristic S		Test Conditions		Min.	Тур.	Max.	Unit
TONE							
Amplitude	V <sub>TONE(PP)</sub>		•	500	700	900	mV <sub>PP</sub>
Frequency	f <sub>TONE</sub>	= 0 mA		20	22	24	kHz
Duty Cycle	D <sub>TONE</sub>	$I_{LNB}$ = 0 mA , $C_{LNB}$ = 100 nF or $I_{LNB}$ = 700 mA, $C_{LNB}$ = 750 nF		40	50	60	%
Rise Time	t <sub>r(TONE)</sub>			5	10	15	μs
Fall Time	t <sub>f(TONE)</sub>			5	10	15	μs
TONE DETECTION							
Amplitude	V <sub>TDX(PP)</sub>	Tone transmit		500	700	900	mV <sub>PP</sub>
Amplitude	V <sub>TDR(PP)</sub>	Tone receive, 22 kHz sine wave		250	650	900	mV <sub>PP</sub>
Reject Amplitude Low	$V_{TD(XMT)L}$	Tone transmit		_	_	250	mV <sub>PP</sub>
Reject Amplitude, Low	V <sub>TD(RCV)L</sub>	Tone receive, 22 kHz sine wave		_	_	100	mV <sub>PP</sub>
Deiget Amplitude High	V <sub>TD(XMT)H</sub>	Tone transmit		_	_	1.1	V <sub>PP</sub>
Reject Amplitude, High	V <sub>TD(RCV)H</sub>	Tone receive, 22 kHz sine wave		_	_	1.1	V <sub>PP</sub>
Francisco de Cambrina	f <sub>TD(RCV)</sub>	Tone receive, 650 mV <sub>PP</sub> sine wave		17	22	27	kHz
Frequency Capture	f <sub>TD(XMT)</sub>	Tone transmit, 650 mV <sub>PP</sub> sine wave		20	22	24	kHz
Francisco Deicat Laur	f <sub>TD(RCV)L</sub>	Tone receive, 650 mV <sub>PP</sub> sine wave		12	14	-	kHz
Frequency Reject, Low	f <sub>TD(XMT)L</sub>	Tone transmit, 650 mV <sub>PP</sub> sine wave		15	17	_	kHz
Fraguency Deiget High	f <sub>TD(RCV)H</sub>	Tone receive, 650 mV <sub>PP</sub> sine wave		_	34	37	kHz
Frequency Reject, High	f <sub>TD(XMT)H</sub>	Tone transmit, 650 mV <sub>PP</sub> sine wave		_	30	33	kHz
Detection Delay	t <sub>DET</sub>	Tone receive, 650 mV <sub>PP</sub> , 22 kHz sine wave		_	1.5	3	cycle
TDI Input Impedance	Z <sub>TDI</sub>			_	8.6	_	kΩ
TDO Output Voltage	V <sub>TDO(L)</sub>	Tone present, I <sub>LOAD</sub> = 3 mA		-	-	0.4	V
TDO Output Leakage	I <sub>TDO</sub>	Tone absent, 0 V < V <sub>TDO</sub> < 5 V		-	-	10	μA
EPF Pin Threshold	V <sub>EPF_TH</sub>	V <sub>IN</sub> voltage falling		-	3.325	-	V
EPF Threshold Hysteresis	V <sub>EPF_TH_hys</sub>			-	175	-	mV
DECATE/I ND Voltore	V <sub>BFG_ON</sub>	BFC = high		-	50	-	%
BFGATE/LNB Voltage	V <sub>BFG_OFF</sub>	BFC = low		-	99	-	%
BYPASS FET CONTROL (BFC PIN)							
Lamia lamot	V <sub>BFC(H)</sub>			2.0	_	_	V
Logic Input	V <sub>BFC(L)</sub>			_	_	0.8	V
Input Leakage Current	I <sub>BFC(lkg)</sub>	V <sub>BFC</sub> = 5 V	П	-	50	-	μA

Continued on the next page...



ELECTRICAL CHARACTERISTICS [1] (continued): Valid at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 10 to 16 V, SLEEP = 1, ● as noted [2], unless noted otherwise

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
TONE CONTROL (TONECTRL PIN)		•			,	
Logic Input	V <sub>TNCTL(H)</sub>		2.0	-	_	V
Logic input	V <sub>TNCTL(L)</sub>		_	_	8.0	V
Input Leakage Current	I <sub>TNCTL(Ikg)</sub>		-1	_	1	μΑ
SLEEP MODE CONTROL (SLEEP PIN)						
Logic Input	V <sub>SLP(H)</sub>		2.0	_	_	V
Logic IIIput	V <sub>SLP(L)</sub>		_	_	0.8	V
Input Leakage Current	I <sub>SLP(lkg)</sub>		_	50	_	μΑ
I <sup>2</sup> C™- COMPATIBLE INTERFACE						·
Logic Input (SDA and SCL pins)	V <sub>SCL(L)</sub>		_	_	0.8	V
Logic Input (SDA and SOL pins)	V <sub>SCL(H)</sub>		2.0	_	_	V
Logic Input Hysteresis	V <sub>I2CIHYS</sub>		_	150	_	mV
Logic Input Current	I <sub>I2CI</sub>	V <sub>I2CI</sub> = 0 to 5 V	-10	<±1.0	10	μΑ
Logic Output Voltage (SDA and IRQ pins)	V <sub>SDA</sub> , V <sub>IRQ</sub>	I <sub>LOAD</sub> = 3 mA	_	_	0.4	V
Logic Output Leakage Current (SDA and IRQ pins)	I <sub>LEAK</sub>	V <sub>I2COUT(L)</sub> = 0 to 5 V	_	-	10	μA
SCL Clock Frequency	f <sub>CLK</sub>		_	-	400	kHz
I <sup>2</sup> C™ ADDRESS SETTING						
ADD Pin Voltage for Address 0001 000	VADD1		0	_	0.7	V
ADD Pin Voltage for Address 0001 001	VADD2		1.3	_	1.7	V
ADD Pin Voltage for Address 0001 010	VADD3		2.3	_	2.7	V
ADD Pin Voltage for Address 0001 011	VADD4		3.0	_	5.0	V

<sup>[1]</sup> Operation at 16 V may be limited by power loss in the linear regulator.



<sup>&</sup>lt;sup>[2]</sup> Indicates specifications for  $0 \le T_J \le 125^{\circ}C$  (min), design goal is  $0 \le T_J \le 150^{\circ}C$ .

<sup>[3]</sup> Ensured by worst case process simulations and system characterization. Not production tested.

<sup>[4]</sup> LNB output ripple and noise are dependent on component selection and PCB layout. Refer to the application schematic drawings and the PCB layout recommendations. Not production tested.

<sup>[5]</sup> Current from the LNB output may be limited by the choice of BOOST components.

#### **FUNCTIONAL DESCRIPTION**

#### **Boost Converter/Linear Regulator**

The A8300/A8300-1 solution contains a tracking current-mode boost converter and linear regulator. The boost converter tracks the requested LNB voltage to within 800 mV, to minimize power dissipation. Under conditions where the input voltage,  $V_{BOOST}$ , is greater than the output voltage,  $V_{LNB}$ , the linear regulator must drop the differential voltage. When operating in these conditions, care must be taken to ensure that the safe operating temperature range of the A8300/A8300-1 is not exceeded.

The boost converter operates at 563 kHz typical. Current sensing and slope compensation functions are provided internally.

The A8300/A8300-1 has internal pulse-by-pulse current limiting on the boost converter and DC current limiting on the LNB output to protect the IC against short circuits.

In the case that two or more set top box LNB outputs are connected together by the customer (such as with a splitter), it is possible that one output could be programmed at a higher voltage

than the other. This would cause a voltage on one output that is higher than its programmed voltage (for example, 19 V on the output of a 13 V programmed voltage). The output with the highest voltage will effectively turn off the other outputs. As soon as this voltage is reduced below the value of the other outputs, the A8300/A8300-1 output will auto-recover to the programmed level.

#### **BOOST CONVERTER OPERATION UNDER LIGHT LOAD**

At extremely light load or no load, if the BOOST voltage tries to exceed the BOOST target voltage, the boost converter operates with minimum on-time. The BOOST settling voltage depends on supply voltage, boost inductance, minimum on-time, switching frequency, output power, and power loss in boost inductor, capacitor, and the A8300/A8300-1. If the BOOST voltage settles below the pulse skipping threshold (26.8 V), the boost converter continues to operate with minimum on-time. If the BOOST voltage tries to exceed 26.8 V, pulse skipping occurs and pulse skipping stops when the BOOST voltage drops to 26.5 V.




Figure 1: Startup, Reconfiguration, and Short Circuit Operation Using  $R_{SET}$  = 37.4 k $\Omega$ , and a Capacitive Load



### Single LNB Supply and Control Voltage Regulators

Under normal operating conditions the A8300/A8300-1 will not enter into pulse skipping mode. Of course A8300/A8300-1 pulse skipping operation depends on multiple factors such as: supply voltage, BFC signal, boost inductance, minimum on-time, switching frequency, and output power, as well as power losses in the boost inductor, capacitor, and the A8300/A8300-1. If it is possible that the A8300/A8300-1 might enter into pulse skipping mode, the below options can be used to avoid pulse skipping operation.

- Option 1: Shut down the A8300/A8300-1 when the device enters into pulse skipping. When V<sub>BOOST</sub> exceeds a certain threshold, the EPF bit can be set using a potential divider on the BOOST pin. The host controller should read the Status register bit continuously, if EPF is set to shut down the device.
- Option 2: Add a Zener diode and resistor series circuit from the BOOST pin to GND. The Zener diode helps to clamp V<sub>BOOST</sub> at a predefined level such that the deivce does not go into pulse skipping.

#### **CHARGE PUMP**

Generates a supply voltage above the internal tracking regulator output to drive the linear regulator control.

#### LNB AND BOOST CURRENT LIMITS SETTING

The LNB output current limit,  $I_{LNB(MAX)}$  can be set by connecting a resistor (RSET) from the ISET pin to GND as shown in the applications schematics. The LNB current limit can be set from 300 to 1000 mA, corresponding to an  $R_{SET}$  value of 100 to 30 k $\Omega$ , respectively. See figure 1 for a typical circuit timing example.

The LNB output current limit can be set as high as 1000 mA (by selecting an  $R_{SET}$  of 30 k $\Omega$ ), but care should be taken not to exceed the thermal limit of the package, or thermal shutdown (TSD) will occur. The A8300/A8300-1 supports  $I_{LNB} \geq 720$  mA continuously at 70°C ambient with  $V_{IN} = 10.8$  V and  $V_{LNB} = 19$  V. The typical LNB output current limit can be set according to the following equation:

$$I_{LNB(MAX)} = 29,925 / R_{SET}$$
,

where  $I_{LNB(MAX)}$  is in mA and  $R_{SET}$  is in k $\Omega$ .

If the voltage at the ISET pin is 0 V (that is, shorted to GND),  $I_{LNB(MAX)}$  will be clamped to a moderately high value, 1.1 A. Care should be taken to ensure that ISET is not inadvertently grounded. If no resistor is connected to the ISET pin (that is, if ISET is open-

circuit), I<sub>LNB(MAX)</sub> will be set to approximately 0 A and the A8300/A8300-1 will not support any load (OCP will occur prematurely).

The BOOST pulse-by-pulse current limit,  $I_{BOOST(MAX)}$ , is automatically scaled along with the LNB output current limit. The typical BOOST current limit is set according to the following equation:

$$I_{BOOST(MAX)} = 3.0 \times I_{LNB(MAX)} + 900 \text{ (mA)},$$

where both  $I_{BOOST(MAX)}$  and  $I_{LNB(MAX)}$  are in mA.

Automatically scaling the BOOST current limit allows the designer to choose the lowest possible saturation current of the boost inductor, reducing its physical size and PCB area, thus minimizing cost.

#### **Protection**

The A8300/A8300-1 has a wide range of protection features and fault diagnostics which are detailed in the Status Register section.

#### UNDERVOLTAGE LOCKOUT (UVLO)

The Undervoltage Lockout (UVLO) comparator monitors the voltage at the VIN pin and keeps the regulator disabled if the voltage is below the lockout threshold,  $V_{\rm IN(th)}$ . The UVLO comparator incorporates enough hysteresis,  $V_{\rm UVLOHYS}$ , to prevent on-off cycling of the regulator due to IR drops in the VIN path during heavy loading or during startup.

#### **OVERLOAD AND SHORT CIRCUIT HANDLING**

The A8300/A8300-1 protects the IC against output overload and short circuit. The short circuit disable timer is controlled with the TDIS\_T bit. If this bit is set to 1, the IC allows an overcurrent condition to persist up to 45 ms and if this bit is set to 0, the maximum overcurrent time allowed is 28 ms. The A8300/A8300-1 provides the option either to latch or to auto-restart on fault. If the RSMODE bit is set to 1, with an overcurrent condition that exceeds typically 45 ms (TDIS\_T set to 1) or 28 ms (TDIS\_T set to 0), the IC turns off output for 1 s and then auto-restarts with the previous settings. This hiccup mode continues as long as output current is greater than the OCP level. The device returns to normal operation when the fault is removed. If RSMODE is set to 0, the IC turns off after t<sub>DIS</sub> time expires, and remains latched. Figures 2a and 2b explain overcurrent protection operation with RSMODE at 1 and at 0.






Figure 2a: IRQ and Fault Clearing in Response to Overcurrent (OCP) with auto-retry enabled (RSMODE = 1) and an OCP delay of 45 (or 28) ms (TDIS\_T = 1 (or 0)). IRQ transitions to low at an OCP fault and is reset by an I²C™ Read sequence. The OCP bit clears automatically after 1 s, and the device restarts with the previous settings. This hiccup mode continues as long as the output current is greater than the OCP level. The device returns to normal operation when the fault is removed.






Figure 2b: IRQ and Fault Clearing in Response to Overcurrent (OCP) with latch mode (RSMODE = 0) and an OCP delay of 45 (28) ms (TDIS\_T = 1(or 0)). IRQ transitions low at an overcurrent fault, and an I²C™ Read sequence clears the OCP bit and IRQ. An I²C™ Write sequence is required to reenable the part. The retry wait time should be longer than 1 s, to prevent TSD.

#### **SLEW RATE CONTROL**

During either startup, or when the output voltage at the LNB pin is transitioning, the output voltage rise and fall times can be set by the value of the capacitor connected from the TCAP pin to GND (C12 in the applications schematics). Note that during start-up, the BOOST pin is pre-charged to the input voltage minus a diode voltage drop. As a result, the slew rate control for the BOOST pin occurs from this voltage. See Figure 3.

The value of C12 can be calculated using the following formula:

$$C_{12} = (I_{TCAP} \times 6) / SR$$
,

where SR is the required slew rate of the LNB output voltage, in V/s, and  $I_{TCAP}$  is the TCAP pin current specified in the Electrical Characteristics table. The recommended value for  $C_{12}$ , 100 nF, should provide satisfactory operation for most applications.

The minimum value of  $C_{12}$  is 10 nF. There is no theoretical maximum value of  $C_{12}$  however too large a value will probably cause the voltage transition specification to be exceeded. Tone generation is unaffected by the value of  $C_{12}$ .

#### **PULL-DOWN RATE**

In applications that have to operate at very light loads and that require large load capacitances (in the order of tens to hundreds of microfarads), set the SINK DIS bit to 0, so the output linear

stage provides approximately 25 mA of pull-down capability. This ensures that the LNB output voltage is ramped from 18 to 13 V in a reasonable amount of time. When the tone is on, the output linear stage increases its pull-down capability to approximately 60 mA. This ensures that the tone signal meets all specifications, even with no load on the on the LNB output.

#### THERMAL SHUTDOWN (TSD)

The A8300/A8300-1 protects the IC against overheating. If junction temperature exceeds 165°C (typ), LNB output and the boost converter output are disabled until  $T_J$  cools below 145°C. The A8300/A8300-1 provides the option either to latch or to auto-restart on fault. If the RSMODE bit is set to 1, the A8300/A8300-1 IC attempts to restart at 1-second intervals, but restart is successful only with  $T_J < 145$ °C. This hiccup mode continues as long as  $T_J > 145$ °C. The device returns to normal operation when the fault is removed. If RSMODE is set to 0, the IC turns off, and remains latched. Figures 4a and 4b explain thermal shutdown protection operation with RSMODE at 1 and at 0.

#### **OUTPUT REVERSE CURRENT CONTROL**

When the SINK\_DIS bit is set to 1, the maximum LNB back feed current, I<sub>RLNB</sub>, is less than 10 mA. When the outputs of two LNB converters are shorted, a 10 mA back feed current will prevent loading of one converter output by another converter output.




Figure 3: TCAP Timing at Startup, Transition, and OCP Faults. In latch mode (RSMODE = 0).






Figure 4a: IRQ and Fault Clearing in Response to Overtemperature (TSD) with auto-retry (RSMODE = 1). If for any reason the junction temperature exceeds 165°C (typ), the device LNB output and the boost converter are disabled. The IC attempts to restart at 1-second intervals, but the LNB output restarts only when T<sub>J</sub> cools below 145°C. The IRQ pin resets on an I<sup>2</sup>C<sup>™</sup> Read sequence, and the TSD bit resets along with an LNB output restart.




Figure 4b: IRQ and Fault Clearing in Response to Overtemperature (TSD) with latch mode (RSMODE = 0). IRQ transitions low after TSD fault, and an I²C™ Read sequence immediately resets the IRQ pin. The TSD bit is cleared by an I²C™ Read sequence only after the device has cooled to a T<sub>J</sub> below 145°C. An I²C™ Write sequence is required to reenable the device.



#### **SLEEP MODE**

The A8300/A8300-1 includes a sleep mode that instantly turns off the LNB output and resets the internal Control register to its default (power-on) state. When the  $\overline{SLEEP}$  pin is low, the A8300/A8300-1 will draw  $I_{IN(OFF)}$  less than 15  $\mu A$  from the input supply.

#### **IN-RUSH CURRENT**

At startup or during an LNB Reconfiguration event, a transient surge current above the normal DC operating level can be provided by the A8300/A8300-1. This current increase can be as high as the set output current.

#### **TONE GENERATION**

The A8300/A8300-1 offers two options for tone generation (Figure 5). The TONECTRL pin with the TMODE control bit provides the necessary control. The TMODE bit controls whether the tone source is internal or external.

When the internal source is used (TMODE bit set to 0), the tone is gated with the TONECTRL pin. The internal tone frequency is 22 kHz. Note: This tone can be generated under no-load conditions and does not require an external DiSEqC<sup>TM</sup> filter.

When the TMODE bit is set to 1, an external 22-kHz tone signal can be applied to the TONECTRL pin. This tone frequency appears at the LNB output.  $V_{LNB}$  reaches the  $V_{LNBref}$  level after TONECTRL has been low for longer than 42  $\mu$ s.




Figure 5: Options for Tone Generation

#### **Tone Detection**

A 22-kHz tone detector is provided in the A8300/A8300-1. The detector extracts the 22 kHz signal from the AC-coupled TDI pin and provides it as an open-drain logic output at the TDO pin. Also, when a tone is present, the TDET bit in the Status register is set to 1 and can be seen via the I<sup>2</sup>C interface. The tone detection delay is typically shorter than 1.5 cycles.

The tone detector dynamically adjusts its amplitude and frequency thresholds depending on whether the A8300/A8300-1 is transmitting or receiving a tone signal. If the A8300/A8300-1 is transmitting, the tone detect amplitude threshold is relatively high and the acceptable frequency range is tight. This ensures a high quality tone signal is always generated by the A8300/A8300-1. Conversely, if the A8300/A8300-1 is receiving, the tone detect amplitude threshold is reduced and the acceptable frequency range is increased slightly. This ensures the A8300/A8300-1 has maximum sensitivity to remotely generated tone signals that may be degraded by long lengths of coaxial cable. The Electrical Characteristics table of this datasheet documents the specifications of the tone detector and how they are adjusted by tone transmission or receiving mode.

To help in the understanding, typical tone detector operation is shown graphically in Figures 6a and 6b. The shaded areas in figure 6a indicate the accept range of the detector when




Figure 6a: Accept ranges of Tone Detection feature




Figure 6b: Reject ranges of Tone Detection feature



TONECTRL is a logic high (transmit) and a logic low (receive). The shaded areas in Figure 6b indicate the reject range of the detector when TONECTRL is a logic high (transmit) and a logic low (receive).

#### **Early Power Failure Warning (EPF)**

The EPF signal gives the microcontroller early warning that the supply voltage is falling below the EPF threshold value, so the microcontroller can start to shed non-critical loads (such as the LNBR) and begin its shutdown routines.

When the voltage on the EPF pin falls below  $V_{EPF\_TH}$ , the EPF bit is set and IRQ is pulled low. When the EPF pin voltage goes above  $V_{EPF\_TH} + V_{EPF\_TH\_hys}$ , the EPF bit is reset after the programmed delay. The EPF bit resets automatically when the EPF pin voltage goes above  $V_{EPF\_TH} + V_{EPF\_TH\_hys}$ .

The delay between when the EPF pin voltage goes to  $V_{EPF\_TH} + V_{EPF\_TH\_hys}$  and when the EPF bit is reset, is programmed by the EPF0 and EPF1 bits. See table 3b for description.

The following examples explain selection of resistors R1 and R2 to set the EPF warning when  $V_{IN}$  falls to 10.5 V or 7 V.

Case 1: EPF warning when V<sub>IN</sub> falls to 10.5 V

#### Assume:

Nominal Input Voltage = 12 V,

 $V_{EPF\ TH} = 3.5 \text{ V},$ 

 $V_{EPF\ TH\ hvs} = 0.175 \text{ V}$ , and

EPF\_TH1 ( $V_{IN}$  corresponding to setting EPF bit) = 10.5 V.

#### Given

$$V_{\text{EPF\_TH}} = \text{EPF\_TH1} \times R_2/(R_1 + R_2)$$
, where  $R_2/(R_1 + R_2) = 3.5/10.5 = 1/3$ , then




Figure 7: Example Circuit for Early Power Failure Feature

choose R2 =  $10 \text{ k}\Omega$ , R1 =  $20 \text{ k}\Omega$ .

Given:

 $V_{\rm EPF\_TH} = {\rm EPF\_TH2} \times R_2/(R_1 + R_2)$ , then EPF\_TH2 (V<sub>IN</sub> corresponding to resetting EPF bit) = 11 V

Case2: EPF warning when V<sub>IN</sub> falls to 7 V

Assume:

Nominal Input Voltage = 12 V,

 $V_{EPF\ TH} = 3.5 \text{ V},$ 

 $V_{EPF\ TH\ hvs} = 0.175 \text{ V}$ , and

EPF\_TH1 ( $V_{IN}$  corresponding to setting EPF bit) = 7 V.

Given:

$$V_{\text{EPF\_TH}} = \text{EPF\_TH1} \times R_2/(R_1 + R_2)$$
, where  $R_2/(R_1 + R_2) = 3.5/7 = 1/2$ , then

choose 
$$R2 = 10 \text{ k}\Omega$$
,  $R1 = 10 \text{ k}\Omega$ .

Given:

$$V_{EPF\_TH} + V_{EPF\_TH\_hys} = EPF\_TH2 \times R_2 / (R_1 + R_2)$$

EPF TH2 ( $V_{IN}$  corresponding to resetting EPF bit) = 7.35 V

#### **Cable Disconnect Test**

At extremely light load or no load, the boost converter operates with minimum on-time and BOOST voltage allowed to rise up to 26.8 V before the part enters into pulse skipping operation. The BOOST settling voltage depends on supply voltage, boost inductance, minimum on-time, switching frequency, output power, and power loss in boost inductor, capacitor, and the A8300/A8300-1. This feature is used to detect a cable disconnect, with the help of the EPF bit.




Figure 8: Optional Cable Disconnect Detection Circuit



A simple potential divider connection on BOOST, as shown in Figure 8, is used to sense the BOOST voltage . When the voltage on EPF pin is below  $V_{EPF\_TH}$ , the EPF bit is set to 1. When voltage on the EPF pin exceeds  $V_{EPF\_TH} + V_{EPF\_TH\_hys}$ , the EPF bit is reset to 0. The combination of Rc1 and Rc2 is selected such that, when the cable is disconnected, the voltage on the EPF pin exceeds  $V_{EPF\_TH} + V_{EPF\_TH\_hys}$  and resets the EPF bit to 0; otherwise the EPF bit is set to 1.

To enable the cable disconnect test, set the LNB output voltage to 13.333 V and read the Status register bit. If the EPF bit is reset, the cable is disconnected, otherwise the cable is connected. When the cable disconnect feature is used, the EPF pin senses the BOOST voltage, so the Early Power Failure warning (EPF) feature cannot be used.

#### Component Selection

#### **BOOST INDUCTOR**

The A8300/A8300-1 is designed to operate with a boost inductor value of 10  $\mu H \pm 30\%$  with a DCR less than 75 m $\Omega$ . The error amplifier loop compensation, current sense gain, and PWM slope compensation were chosen for this value of inductor. The boost inductor must be able to support the peak currents required to maintain the maximum LNB output current without saturating. Figure 9 can be used to determine the peak current in the inductor given the LNB load current. The curve labeled *Typical* uses  $V_{IN}$  = 12 V,  $V_{LNB}$  = 20 V, L = 10  $\mu H$ , and f = 563 kHz, while the curve labeled *Maximum* assumes  $V_{IN}$  = 10.8 V,  $V_{LNB}$  = 21 V, L = 7  $\mu H$ , and f = 506 kHz.




Figure 9: Boost Inductor Peak Current versus IINB

#### **A8300 BOOST CERAMIC CAPACITOR**

The A8300 is designed to operate with two or three, high-quality ceramic capacitors on the boost node. Allegro recommends capacitors that are rated at least 35 V,  $\pm 10\%$ , X7R, 1210 size. Physically smaller capacitors, such as the 0603 and 0805, with lower temperature ratings, such as X5R and Z5U, should be avoided.

The nominal boost capacitance should total 14.1 to 20  $\mu$ F. Allegro recommends either three 4.7  $\mu$ F or two 10  $\mu$ F capacitors, with the characteristics shown in table 1. Figure 10 provides typical and maximum values of rms current required for a given LNR current:

Rating	V <sub>IN</sub> (V)	V <sub>LNB</sub> (V)	L (µH)	f <sub>SW</sub> (kHz)
Typical	12	19	10	563
Maximum	9	20	7	507

Two possible ceramic based capacitor solutions have been presented. Other capacitor combinations are certainly possible, such as a very low ESR electrolytic capacitor in parallel with several microfarads of ceramic capacitance. However, there are two critical requirements that must be satisfied: 1) the zero formed by the electrolytic capacitor and its ESR should be at least 1 decade higher than the 0 dB crossover of the boost loop (typically around 25 kHz), and 2) the ceramic capacitors must eliminate the high frequency switching spikes/edges in the boost voltage, or the LNB output noise will be too high.




Figure 10: Boost Capacitor RMS Current versus  $I_{LNB}$ 



#### **A8300-1 BOOST ELECTROLYTIC CAPACITOR**

The A8300-1 is designed to operate with a low-ESR electrolytic boost capacitor of 100  $\mu F \pm 25\%$ . The ESR of the boost capacitor must be less than 150 m $\Omega$  or the boost converter will be unstable. General purpose electrolytic capacitors that do not specify an ESR should be avoided. Allegro recommends an electrolytic capacitor that is rated to support at least 35 V and has an rms current rating to support the maximum LNB load. Figure 10 can be used to determine the necessary rms current rating of the boost capacitor given the LNB load current.

#### **BOOST FILTERING AND LNB NOISE**

The LNB output noise depends on the amount of high-frequency noise at the BOOST pin. To minimize the high-frequency noise at the BOOST pin, the ceramic capacitors should be placed as close as possible to the BOOST pin.

#### SURGE COMPONENTS

The circuit shown in application Schematic 1 includes external diodes for surge protection. The Application Information section includes D2, D3, and D4 component recommendations in Table 6. This configuration and these components have successfully passed surge tests up to  $\pm 1000~\rm V$  at  $500~\rm A$ .

To meet the increased surge requirements. "surge to failure of the TVS," or  $\pm 4000$  V, whichever occurs first. these increased surge voltages produce significantly more current in both the external circuitry and the A8300/A8300-1. Allegro surge testing has shown that the LNBTVS6-221 usually fails at approximately

43 V, so all of the LNBR output components (ceramic capacitors, diodes, and so forth) should support at least 50 V.

To protect at these higher voltage/current levels three modifications must be made:

- For increased positive surge, the shunting diode from the LNB pin to the BOOST pin (D3, 3 A/40 V) is no longer adequate to protect the body diode of the output stage. This diode must be increased to a 3 A/50 V device and be located so that it is in series with the BOOST pin as shown in application Schematics 3 and 4. In this position D3 will block surge current to the majority of the boost capacitance, but the 1 μF ceramic capacitor will still filter the high frequency switching noise.
- For increased negative surge, the relatively small clamping diode (D2) from the LNB pin to ground is no longer adequate. This diode must be increased from a 1 A / 40 V, SOD123 device to a 3 A / 50 V, SMA.
- For a DiSEqC 1.0 application, a 0.47  $\Omega$  / 1% /  $0.25\,\mathrm{W}$  series resistor must be added as shown in the application schematics. The 0.47  $\Omega$  rating could be reduced if there is enough equivalent resistance in any series output components such as jumpers, inductors, or PCB traces. Every application will have its own surge requirements and the surge solution can be changed. However, Allegro strongly recommends incorporating a form of surge protection to prevent any pin of the A8300/A8300-1 from exceeding its Absolute Maximum voltage ratings shown in this datasheet.

**Table 1a: Recommended Boost Capacitor Characteristics for A8300** 

Quantity of Capacitors in Parallel	Capacitors Capacitor		Rating (V)	Temperature Coefficient of Capacitance	Size	
3	4.7	±10	50	X7R	1210	
2	10	±10	35	X7R	1210	

Table 1b: Recommended Boost Capacitor Characteristics for A8300-1

Quantity of Capacitors in Parallel	Value of Each Capacitor (µF)	Tolerance (%)	Rating (V)	Temperature Coefficient of Capacitance	Size
1	100	±25	35	_	_



#### I<sup>2</sup>C™-Compatible Interface

The I<sup>2</sup>C<sup>TM</sup> interface is used to access the internal Control and Status registers of the A8300/A8300-1. This is a serial interface that uses two lines, serial clock (SCL) and serial data (SDA), connected to a positive supply voltage via a current source or a pull-up resistor. Data is exchanged between a microcontroller (master) and the A8300/A8300-1 (slave). The master always generates the SCL signal. Either the master or the slave can generate the SDA signal. The SDA and SCL lines from the A8300/A8300-1 are open-drain signals, so multiple devices may be connected to the I<sup>2</sup>C<sup>TM</sup> bus. When the bus is free, both the SDA and the SCL lines are high.

#### **SDA AND SCL SIGNALS**

SDA can only be changed while SCL is low. SDA must be stable while SCL is high. However, an exception is made when an I<sup>2</sup>C<sup>TM</sup> Start or Stop condition is encountered. See the I<sup>2</sup>C<sup>TM</sup> Communications section for further details.

#### **ACKNOWLEDGE (AK) BIT**

The Acknowledge (AK) bit indicates a valid transmission and can be used in two ways. First, if the slave successfully receives eight bits of either an address or control data, it pulls the SDA line low (AK set to 0) for the ninth SCL pulse to signal a valid transmission to the master. Second, if the master successfully receives eight bits of status data from the A8300/A8300-1, it pulls the SDA line low for the ninth SCL pulse to signal a valid transmission to the slave. The recipient (either the master or the

slave) should set the AK bit high (AK set to 1, also referred to as NAK) for the ninth SCL pulse if eight bits of data were not received successfully.

#### **ACKNOWLEDGE BIT DURING A WRITE SEQUENCE**

When the master sends control data (writes) to the A8300/A8300-1 there are three cases where AK bits are sent by the A8300/A8300-1. First, the A8300/A8300-1 uses the AK bit to indicate reception of a valid seven-bit chip address plus a Read/Write bit (with R/W set to 0 for a Write). Second, the A8300/A8300-1 uses the AK bit to indicate reception of a valid eight-bit Control register address. Third, the A8300/A8300-1 uses the AK bit to indicate reception of eight bits of control data. This protocol is shown in Figure 11a.

#### **ACKNOWLEDGE BIT DURING A READ SEQUENCE**

When the master reads status data from the A8300/A8300-1 there are four cases where AK bits are sent: three are sent by the A8300/A8300-1 and one is sent by the master. First, the A8300/A8300-1 uses the AK bit to indicate reception of a valid seven-bit chip address plus a Read/Write bit (with R/W set to 0 for a Write). Second, the A8300/A8300-1 uses the AK bit to indicate reception of a valid eight-bit Status register address. Third, the A8300/A8300-1 uses the AK bit to indicate reception of a valid seven-bit chip address plus a Read/Write bit (with R/W set to 1 for a Read). Finally, the master uses the AK bit to indicate receiving eight bits of status data from the A8300/A8300-1. This protocol is shown in Figure 11b.




Figure 11a: I<sup>2</sup>C™ Interface Write to Control Registers Sequence




Figure 11b. I<sup>2</sup>C<sup>™</sup> Interface Read from Status Register Sequence



### Single LNB Supply and Control Voltage Regulators

#### I<sup>2</sup>C™ Communications

#### I<sup>2</sup>C™ START AND STOP CONDITIONS

The I<sup>2</sup>C<sup>TM</sup> Start condition is defined by a negative edge on the SDA line while SCL is high. Conversely, the Stop condition is defined by a positive edge on the SDA line while SCL is high. The Start and Stop conditions are shown in Figures 11a and 11b. It is possible for a Start or Stop condition to occur at any time during a data transfer. If either a Start or Stop condition is encountered during a data transfer, the A8300/A8300-1 will respond by resetting the data transfer sequence.

#### I<sup>2</sup>C™ WRITE SEQUENCE DESCRIPTION

Writing to the A8300/A8300-1 Control register requires transmission of a total of 27 bits: three 8-bit bytes of data plus an AK bit after each byte. The Write sequence to the A8300/A8300-1 Control registers is shown in figure 11a. Writing to the A8300/A8300-1 Control registers requires: an I<sup>2</sup>C<sup>TM</sup> Start condition, a chip address with the R/W bit set to 0, the Control register address, the control data, and an I<sup>2</sup>C<sup>TM</sup> Stop condition as follows:

- The Chip Address cycle consists of a total of nine bits: seven bits of chip address (A6 to A0) plus one R/W bit (set to 0 to indicate a Write) from the master, followed by an AK bit (set to 0 to indicate reception of a valid chip address) from the slave. The cycle begins with a Start condition. The chip address must be transmitted MSB (A6) first. The first five bits of the A8300/A8300-1 chip address (A6 to A2) are fixed as 00010. The remaining two bits (A1 and A0) are used to select one of four possible A8300/A8300-1 chip addresses. The DC voltage on the ADD pin programs the chip address. See the Electrical Characteristics table for the ADD pin voltages and the corresponding chip addresses.
- The Control Register Address cycle consists of a total of nine bits: eight bits of Control register address (RC7 to RC0) from the master followed by an AK bit (set to 0 to indicate reception of a valid register address) from the slave. The Control register address must be transmitted MSB (RC7) first. The A8300/A8300-1 has two Control registers, with register addresses of 0000 0000 and 0000 0001.

• The Control Data cycle consists of a total of nine bits: eight bits of control data (D7 to D0) from the master, followed by an AK bit (set to 0 to indicate reception of eight valid bits) from the slave. The control data must be transmitted MSB (D7) first. The Control registers bits are identified in the Control Registers section of this datasheet. The cycle concludes with a Stop condition.

#### I<sup>2</sup>C™ READ SEQUENCE DESCRIPTION

Reading from the A8300/A8300-1 Status register requires transmission of a total of 36 bits: four 8-bit bytes of data, plus an AK bit after each byte. The Read sequence from the A8300/A8300-1 Status register is shown in figure 11b. Reading the A8300/A8300-1 Status register requires: an I<sup>2</sup>C<sup>TM</sup> Start condition, a chip address with the R/W bit set to 0, the Status register address, an I<sup>2</sup>C<sup>TM</sup> Stop condition, an I<sup>2</sup>C<sup>TM</sup> Start condition, a repeat of the chip address with the R/W bit set to 1, the status data, and an I<sup>2</sup>C<sup>TM</sup> Stop condition, as follows:

- The Chip Address cycle is identical to the Chip Address cycle previously described for the Write sequence.
- The Status Register Address cycle consists of a total of nine bits: eight bits of Status register address (RS7 to RS0) from the master, followed by an AK bit from the slave. The Status register address must be transmitted MSB (RS7) first. The A8300/A8300-1 has only one Status register, so the Status register address is fixed at 0000 0000. The cycle concludes with a Stop condition.
- The Repeat Chip Address cycle is identical to the Chip Address cycle previously described for the Write sequence.
- The Status Data cycle consists of a total of nine bits:
   eight bits of status data (RD7 to RD0) from the slave, followed
   by an AK bit from the master. The status data is transmitted
   MSB (RD7) first. The Status register bits are identified in the
   Status Register section of this datasheet. The cycle concludes
   with a Stop condition.



#### Interrupt Request (IRQ) Pin

The A8300/A8300-1 provides an interrupt request pin,  $\overline{IRQ}$ , which is an open-drain, active low output. This output may be connected to a common IRQ line with a suitable external pull-up resistor and can be used with other  $I^2C^{TM}$  compatible devices to request attention from the master controller.

The  $\overline{IRQ}$  output becomes active (logic low) when the A8300/A8300-1 recognizes a fault condition. The fault conditions that will force  $\overline{IRQ}$  active include Early Power Failure (EPF), undervoltage lockout (UVLO), overcurrent protection (OCP), and thermal shutdown (TSD). The UVLO, OCP (RSMODE bit set to 0), and TSD (RSMODE bit set to 0) faults are latched in the Status register and are not unlatched until the A8300/A8300-1

Status register is successfully transmitted to the master controller (an AK bit must be received from the master). See the description in the Status Register section and Figure 12 for further details.

When the master device receives an interrupt, it should address all slaves connected to the interrupt line in sequence and read the Status register of each to determine which device is requesting attention.

The LNB output disable (DIS bit set to 1) and Power Not Good (PNG bit set to 1) conditions do not cause an interrupt. and are not latched in the Status register.

Figures 13, 14, 15, and 16 show the fault handling timing for UVLO in various conditions: startup and shutdown, and relative  $V_{REF}$ ,  $V_{IN}$ , and EPF conditions.




Figure 12: I<sup>2</sup>C<sup>™</sup> Interface Read from Status Register Sequence.

The IRQ pin is reset to high when the A8300/A8300-1 acknowledges it is being read.

The Status register is unlatched when the master acknowledges the status data from the A8300/A8300-1.






Figure 13: Startup and Shutdown Cases. IRQ and Fault Clearing in Response to Undervoltage at VIN (UVLO). If  $\overline{IRQ}$  transitions low because of a latched fault, the LNB output does not respond to the ENB bit. An I<sup>2</sup>C<sup>™</sup> Read sequence is required to clear any latched fault and reset the  $\overline{IRQ}$  to logic high. An I<sup>2</sup>C<sup>™</sup> Read is required after a UVLO fault.






Figure 14a:  $I^2C^{\intercal}$  and  $\overline{IRQ}$  Operate Down to  $V_{IN} > V_{REG}$  ( $V_{REG}$  is 5.25 V typical), LNB and BOOST Operate from  $V_{IN(th)}$ . When  $V_{IN}$  exceeds  $V_{REG}$  (5.25 V typical),  $\overline{IRQ}$  transitions low because of the UVLO fault, and an  $I^2C^{\intercal}$  Read sequence will clear the  $\overline{IR}$   $\overline{Q}$  fault. While powering down, when  $V_{IN}$  falls below  $V_{UVLO}$ ,  $\overline{IRQ}$  becomes low, LNB and BOOST turn off, and  $I^2C^{\intercal}$  becomes inactive when  $V_{IN}$  falls below  $V_{REG}$ .




Figure 14b:  $\overline{IRQ}$  is Cleared when  $V_{IN}$  is Already Above  $V_{IN(th)}$ . As the ENB bit is already set high, LNB starts rising immediately after an  $I^2C^{TM}$  Read sequence.






Figure 15a: EPF Pin Threshold Greater than V<sub>UVLO.</sub>

When V<sub>IN</sub> is rising, IRQ transitions low immediately after V<sub>IN</sub> goes above V<sub>REG</sub> (typical), and IRQ is cleared immediately by an I²C™
Read sequence. After V<sub>IN</sub> goes above V<sub>IN(th)</sub> and is followed by an I²C™ Read sequence, the UVLO bit is cleared and the LNB voltage goes up. After V<sub>IN</sub> goes above EPF\_TH1, the EPF bit is cleared, after the delay specified by the EPF0 and EPF1 bits.




Figure 15b: EPF pin threshold greater than  $V_{UVLO}$ . When  $V_{IN}$  falls below EPF\_TH2,  $\overline{IRQ}$  transitions low and the EPF bit is set high. The  $I^2C^{TM}$  Read sequence releases  $\overline{IRQ}$ . When  $V_{IN}$  falls below  $V_{UVLO}$ ,  $\overline{IRQ}$  transitions low, LNB voltage goes down, and once again the  $I^2C^{TM}$  Read sequence clears  $\overline{IRQ}$ .








Figure 16a: EPF pin threshold greater than V<sub>REG</sub> and less than V<sub>UVLO</sub>.

When V<sub>IN</sub> is rising, IRQ transitions low immediately after V<sub>IN</sub> goes above V<sub>REG</sub>, and IRQ is cleared immediately by an I²C™ Read sequence. After V<sub>IN</sub> goes above EPF\_TH1, the EPF bit is cleared after the delay specified by the EPF0 and EPF1 bits. When V<sub>IN</sub> goes above V<sub>IN(th)</sub> and is followed by an I²C™ Read sequence, the UVLO bit is cleared and LNB voltage goes up.





#### I<sup>2</sup>C<sup>™</sup>-Compatible Interface Timing Diagram



#### I<sup>2</sup>C™-Compatible Timing Requirements

o companie mining requirements					
Characteristic	Symbol	Min.	Тур.	Max.	Unit
Bus Free Time Between Stop/Start	t <sub>BUF</sub>	1.3	_	_	μs
Hold Time Start Condition	t <sub>HD:STA</sub>	0.6	_	_	μs
Setup Time for Start Condition	t <sub>SU:STA</sub>	0.6	_	_	μs
SCL Low Time	t <sub>LOW</sub>	1.3	_	_	μs
SCL High Time	t <sub>HIGH</sub>	0.6	_	_	μs
Data Setup Time	t <sub>SU:DAT</sub>	100	_	_	ns
Data Hold Time*	t <sub>HD:DAT</sub>	0	_	900	ns
Setup Time for Stop Condition	t <sub>SU:STO</sub>	0.6	_	_	μs
Output Fall Time (V <sub>fl2COut(H)</sub> to V <sub>fl2COut(L)</sub> )	t <sub>fl2COut</sub>	_	_	250	ns

<sup>\*</sup>For t<sub>HD:DAT</sub>(min), the master device must provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the SCL signal falling edge. Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.



#### Control Registers (I<sup>2</sup>C<sup>™</sup>-Compatible Write Register)

All main functions of the A8300/A8300-1 are controlled through the  $I^2C^{\text{TM}}$  compatible interface via the 8-bit Control register. Tables 2a and 2b show the functionality and bit definitions of the

Control register. At power-up, the Control register is initialized to all 0s. The LNB output will be programmed according the status of the VSEL3, VSEL2, VSEL1, and VSEL0 bits in the I<sup>2</sup>C<sup>TM</sup> Control register 0 as outlined in table 3a.

Table 2a: Control Register Definition
Control (Write) Register Address [RC7:RC0] = 0000 0000

Bit	Name	Function	Description
0	VSEL0		The available voltages provide levels for all the common
1	VSEL1	LNB output voltage control (see table 3a for available	standards plus the ability to add line compensation;
2	VSEL2	output voltage selections)	VSEL0 is the LSB and VSEL3 is the MSB to the internal
3	VSEL3		DAC
4	ENB	Turns the LNB output on or off	0: Disable LNB output 1: Enable LNB output
5	TMODE	Controls tone mode	0: Internal tone, gated with TONECTRL pin 1: External 22 kHz logic pulse, on TONECTRL pin
6	TDIS_T	Controls overcurrent disable delay	Set overcurrent disable timeout to 45 ms     Set overcurrent disable timeout to 28 ms
7	RSMODE	Fault restart mode	O: Latch mode. IC latches after TDIS period on OCP or TSD; user enable required to restart     1: Auto restart mode if OCP or TSD cleared

### Table 2b: Control Register Definition Control (Write) Register Address [RC7:RC0] = 0000 0001

Bit	Name	Function	Description
0	EPF0	When $V_{\text{IN}}$ is rising, these two bits determine the EPF	
1	EPF1	bit setting delay. (See table 3b for EPF bit delay setting options.)	
2	SINK_DIS		0: Maximum Output Reverse Current, I <sub>RLNB</sub> , is 85 mA 1: Maximum Output Reverse Current, I <sub>RLNB</sub> , is 10 mA
3	_	Unused	_
4	_	Unused	_
5	_	Unused	_
6	_	Unused	_
7	_	Unused	_



### Single LNB Supply and Control Voltage Regulators

**Table 3a: Output Voltage Amplitude Selection** 

	more can employ remage, ampired to constitute			
VSEL3	VSEL2	VSEL1	VSEL0	LNB (V)
0	0	0	0	11.000
0	0	1	0	13.333
0	0	1	1	13.667
0	1	0	1	14.333
0	1	1	1	15.667
1	0	1	1	18.667
1	1	0	0	19.000
1	1	0	1	19.333
1	1	1	0	19.667
1	1	1	1	20.000

**Table 3b: EPF Delay Selection** 

EPF0	EPF1	Delay (ms)	
0	0	0	
0	1	11.5	
1	0	46	
1	1	92	

#### Status Register (I<sup>2</sup>C™-Compatible Read Register)

The Status register bits are descripbed in Tables 4 and 5. The main fault conditions: Early Power Failure (EPF), undervoltage (UVLO), overcurrent (OCP), and thermal shutdown (TSD) are all indicated by setting the relevant bits in the Status register. For these fault cases (for OCP and TSD, only if the RSMODE bit is set to 0), after the bit is set, it remains latched until the I<sup>2</sup>C<sup>TM</sup> master has successfully read the A8300/A8300-1, assuming the fault has been resolved.

The undervoltage lockout (UVLO) bit indicates either  $V_{IN}$  is below  $V_{UVLO}$ , or  $V_{REG}$  is out of regulation. UVLO disables the LNB output and forces  $\overline{IRQ}$  low. UVLO is a latched fault, and can only be cleared by performing an  $I^2C^{TM}$  Read sequence.

The Disable bit (DIS) indicates the status of the LNB output. The DIS bit is set when either a fault occurs (UVLO, OCP, TSD, or CPOK) or when the LNB output is turned off using the Enable bit (ENB) via the I<sup>2</sup>C<sup>TM</sup> interface. The DIS bit is latched and is only

reset when there are no faults and the A8300/A8300-1 output is turned back on using the Enable (ENB) bit via the I<sup>2</sup>C<sup>TM</sup> interface.

The Power Not Good (PNG), Charge Pump OK (CPOK), and Tone Detect (TDET) bits are set based on the conditions sensed at the LNB output, VCP, and Tone Detect Input (TDI) pins, respectively. These bits are not latched and, unlike the other fault bits, may become reset without an I<sup>2</sup>C<sup>TM</sup> read sequence. The PNG, CPOK, and TDET bits are continuously updated.

There are three methods to detect when the Status register changes: responding to the interrupt request ( $\overline{IRQ}$ ) pin going low, continuously polling the Status register via the I<sup>2</sup>C<sup>TM</sup> interface, or detecting a fault condition external to the A8300/A8300-1 and performing a diagnostic poll of the A8300/A8300-1. In any case, the master should read and re-read the Status register until the status changes.



Table 4: Status Register Definition and IRQ Operation Status (Read) Register Address [RC7:RC0] = 0000 0000


Bit	Name	Function	Latched?	Reset Condition	Effect on IRQ Pin
0	DIS	LNB output disabled	Yes	LNB enabled and no faults	None
1	CPOK	Charge pump OK	No	V <sub>CP</sub> > V <sub>BOOST</sub> + 5 V	None
2	0.000		Auto-retry (RSMODE = 1)	OCP reset after every 1 s; IC enabled if fault is removed	IRQ set low; l <sup>2</sup> C™ Read
	OCF	OCP Overcurrent	Latch (RSMODE = 0)	I <sup>2</sup> C <sup>™</sup> Read sequence required after removing the fault	sequence resets to high
3	EPF	Early Power Failure warning (V <sub>IN</sub> < EPF threshold)	No	V <sub>IN</sub> > EPF_TH1	IRQ set low; l <sup>2</sup> C™ Read sequence resets to high
4	PNG	Power Not Good	No	LNB voltage within range	None
5	TDET	Tone detect	No	Tone removed from LNB pin	None
6	TSD	Thermal shutdown	Auto-retry (RSMODE = 1)	TSD reset after every 1 s; reset happens only if fault is removed	IRQ set low; I2C™ Read
	Latch (RSMODE =	Latch (RSMODE = 0)	I <sup>2</sup> C <sup>™</sup> Read sequence required after removing the fault	sequence resets to high	
7	UVLO	V <sub>IN</sub> or V <sub>REG</sub> undervoltage	Yes	I <sup>2</sup> C™ Read sequence and V <sub>IN</sub> > 9.0 V	ĪRQ set low; l²C™ Read sequence resets to high

**Table 5: Status Register Bit Descriptions** 

Bit	Name	Description	
0	DIS	The DIS bit is set to 1 when the A8300/A8300-1 is disabled, (ENB bit = 0) or there is a fault: UVLO, OCP, CPOK, or TSD.	
1	CPOK	If this bit is set to 0, the internal charge pump is not operating correctly (VCP). If the charge pump voltage is too low, the LNB output is disabled and the DIS bit is set to 1.	
2	OCP This bit will be set to 1 if the LNB output current exceeds the overcurrent threshold (I <sub>LNB(MAX)</sub> ) for more than the overcurrent disable time (t <sub>DIS</sub> ). If the OCP bit is set to 1, then the DIS bit is also set to 1.		
3	EPF	The EPF bit is set to 1 when the voltage on the EPF pin falls below EPF_TH. Also, IRQ is pulled low. When the EPF pin voltage goes above EPF_TH + EPF_TH_Hys, the EPF bit is reset to 0 after the delay selected by the EPF0 and EPF1 bits in the Control registers.	
4	PNG	Set to 1 when the A8300/A8300-1 is enabled and the LNB output voltage is either too low or too high (nominally ±9% from the LNB DAC setting). Set to 0 when the A8300/A8300-1 is enabled and the LNB pin voltage is within the acceptable range (nominally ±5% from the LNB DAC setting).	
5	TDET  The TDET bit is set to 1 if a tone is detected at the TDI pin that is within the specified voltage and frequency ranges. If a tone is being transmitted by the A8300/A8300-1, the tone detect low threshold is determined by V <sub>TD(XMT)L</sub> . If a tone is being received from an external source, the tone detect low threshold is determined by V <sub>TD(RCV)L</sub> .		
6	TSD	The TSD bit is set to 1 if the A8300/A8300-1 has detected an overtemperature condition. If the TSD bit is set to 1,then the DIS bit is also set to 1.	
7	UVLO	The UVLO bit is set to 1 if either the voltage at the VIN pin or the voltage at the VREG pin is too low. If the UVLO bit is set to 1, then the DIS bit is also set to 1. (Note: If $V_{IN}$ is in an acceptable range and $V_{REG}$ is too low, this bit cannot be read, and the $I^2C^{TM}$ interface is inactive.)	




#### **APPLICATION INFORMATION**



Schematic 1: DiSEqC 2.0 Applications, V<sub>IN</sub> = 12 V  $\pm$ 10%, I<sub>LNB</sub> = 700 mA, surge of  $\pm$ 1000 V, 2  $\Omega$ , 1.2 A / 50  $\mu$ s to 8 A / 20  $\mu$ s combination wave






Schematic 2: DiSEqC 1.0 Applications, V<sub>IN</sub> = 12 V  $\pm$ 10%, I<sub>OUT</sub> = 700 mA, surge of  $\pm$ 1000 V, 2  $\Omega$ , 1.2 A / 50  $\mu$ s to 8 A / 20  $\mu$ s combination wave

Table 6: Component Selection Table for Schematics 1 and 2


Component	Characteristics	Recommended Devices	Comments
C1, C4, C8, C12	100 nF, 50 V, X5R or X7R, 0603		
C2	2X: 4.7 μF or 1X 10 μF, 25 V, X5R or X7R, 1206		For A8300 only; N.P. for A8300-1
C2-1, C5-1	100 μF / 35 V	Panasonic: EEE-FP1V101AP	For A8300-1 only; N.P. for A8300
C3	220 nF, 10 V (min.), X5R or X7R, 0603		
C5, C6, C7	3X: 4.7 μF, ±10%, 50 V, X7R, 1210, or 2X: 10 μF, ±10%, 35 V, X7R, 1210	4.7 μF: Murata: GRM32ER71H475KA88 Taiyo Yuden: UMK325B7475KM AVX: 12105C475KAT2A 10 μF: Murata: GRM32ER7YA106K	For A8300 only; N.P. for A8300-1
C5-2	1 μF / 50 V	Murata: GRM31CR71H105KA61L	For A8300-1 only; N.P. for A8300
C9, C11	10 nF, 50 V, X5R or X7R, 0603		
C10	220 nF, 50 V, X5R or X7R, 0603		
D1	Schottky diode, 3 A, 40 V, SMA	Sanken: SFPB-74 Vishay: B340A-E3/5AT Diodes, Inc.: B340A-13-F Central Semiconductor: CMSH3-40MA	
D2	Schottky diode, 1 A, 40 V, SOD-123	Diodes, Inc.: B140HW-7 Central Semiconductor: CMMSH1-40	
	Schottky diode, 1 A, 40 V, SOD-123	Diodes, Inc.: B140HW-7 Central Semiconductor: CMMSH1-40	For DiSEqC 2.0 applications
D3	Schottky diode, 3 A, 40 V, SMA	Sanken: SFPB-74 Vishay: B340A-E3/5AT Diodes, Inc.: B340A-13-F Central Semiconductor: CMSH3-40MA	For DiSEqC 1.0 applications
D4	TVS, 20 V <sub>RM</sub> , 32 V <sub>CL</sub> at 500 A, 3000 W	Littelfuse: SMDJ20A ST: LNBTVS6-221S	
L1	10 μH, ±30%, $I_{SAT} \ge 3.4$ A, DCR < 75 mΩ	Cooper Bussmann: DR1040-100-R Wurth Electronics Inc : 744066100 Sumida America Components Inc: CDRH104RNP-100NC	
L2	220 μH, ±20%, $I_{SAT}$ = 800 mA, DCR < 0.8 Ω	Cooper Bussmann: DR1040-221-R TDK: VLF10045T-221MR90	Short for DiSEqC 1.0 applications
L3	1 μH	Kemet: LB3218-T1R0MK Murata: LQM31PN1R0M00L TDK: MLP3216S1R0L	For A8300-1 only; short L3 with 0 Ω for A8300
Q1	MOSFET, P-channel, 50 V, < 0.5 Ω, SOT-23	Vishay: SI2309DS-T1-E3 Diodes, Inc.: ZXMP6A13FTA	N. P. for DiSEqC 1.0 applications
R1, R2, R6, R7, R11, R12	Resistor, 2 kΩ, 1%, 0402 or 0603		R12 for only DiSEqC 2.0 applications
R3	Resistor, 15 Ω, 1%, 0402 or 0603		N. P. for DiSEqC 1.0 applications
R4	Resistor, 0.47 Ω, 1%, 0402 or 0603		N. P. for DiSEqC 1.0 applications
R5	Resistor, 100 Ω, 1%, 0402 or 0603		
R8	Resistor, 20.5 kΩ, 1%, 0402 or 0603		
R9	Resistor, 10.2 kΩ, 1%, 0402 or 0603		
RSET	Resistor, 37.4 kΩ, 1%, 0402 or 0603		





Schematic 3: DiSEqC 2.0 Applications for increased surge requirements,  $\pm 1000$  V, 2  $\Omega$ , 1.2 A / 50  $\mu$ s to 8 A / 20  $\mu$ s combination wave and "stress to TVS failure" (or  $\pm 4000$  V) test






Schematic 4: DiSEqC 1.0 Applications for increased surge requirements,  $\pm 1000$  V,  $2~\Omega$ , 1.2 A / 50  $\mu$ s to 8 A / 20  $\mu$ s combination wave and "stress to TVS failure" (or  $\pm 4000$  V) test





Table 7: Component Selection Table for Schematics 3 and 4


Component	Characteristics	Recommended Devices	Comments
C1, C4, C8, C12	100 nF, 50 V, X5R or X7R, 0603		
C2	2X: 4.7 μF or 1X 10 μF, 25 V, X5R or X7R, 1206		For A8300 only; N.P. for A8300-1
C2-1, C5-1	100 μF / 35 V	Panasonic: EEE-FP1V101AP	For A8300-1 only; N.P. for A8300
C3	220 nF, 10 V (min.), X5R or X7R, 0603		
C5, C6, C7	3X: 4.7 μF, ±10%, 50 V, X7R, 1210, or 2X: 10 μF, ±10%, 35 V, X7R, 1210	4.7 μF: Murata: GRM32ER71H475KA88 Taiyo Yuden: UMK325B7475KM AVX: 12105C475KAT2A 10 uF: Murata: GRM32ER7YA106K	For A8300 only; N.P. for A8300-1
C5-2	1 μF / 50 V	Murata: GRM31CR71H105KA61L	For A8300-1 only; N.P. for A8300
C9, C11	10 nF, 50 V, X5R or X7R, 0603		
C10	220 nF, 50 V, X5R or X7R, 0603		
D1	Schottky diode, 3 A, 40 V, SMA	Sanken: SFPB-74 Vishay: B340A-E3/5AT Diodes, Inc.: B340A-13-F Central Semiconductor: CMSH3-40MA	
D2, D3	Schottky diode, 3 A, 50 V, SMA	Diodes, Inc.: B350A-13-F Vishay: B350A-E3/5AT	
D4	TVS, 20 V <sub>RM</sub> , 32 V <sub>CL</sub> at 500 A, 3000 W	Littelfuse: SMDJ20A ST: LNBTVS6-221S	
L1	10 μH, ±30%, I <sub>SAT</sub> ≥ 3.4 A, DCR < 75 mΩ	Cooper Bussmann: DR1040-100-R Wurth Electronics Inc : 744066100 Sumida America Components Inc: CDRH104RNP-100NC	
L2	220 μH, ±20%, $I_{SAT}$ = 800 mA, DCR < 0.8 Ω	Cooper Bussmann: DR1040-221-R TDK: VLF10045T-221MR90	Replace L2 with R10 for DiSEqC 1.0 applications
L3	1 µH	Kemet: LB3218-T1R0MK Murata: LQM31PN1R0M00L TDK: MLP3216S1R0L	For A8300-1 only; short L3 with 0 Ω for A8300
Q1	MOSFET, P-channel, 50 V, < 0.5 Ω, SOT-23	Vishay: SI2309DS-T1-E3 Diodes, Inc.: ZXMP6A13FTA	N. P. for DiSEqC 1.0 applications
R1, R2, R6, R7, R11, R12	Resistor, 2 kΩ, 1%, 0402 or 0603		R12 for only DiSEqC 2.0 applications
R3	Resistor, 15 Ω, 1%, 0402 or 0603		N. P. for DiSEqC 1.0 applications
R4	Resistor, 0.47 Ω, 1%, 0402 or 0603		N. P. for DiSEqC 1.0 applications
R5	Resistor, 100 Ω, 1%, 0402 or 0603		
R8	Resistor, 20.5 kΩ, 1%, 0402 or 0603		
R9	Resistor, 10.2 kΩ, 1%, 0402 or 0603		
R10	Resistor, 0.47 Ω, <sup>1</sup> / <sub>4</sub> W, 1%, 1206	Rohm: MCR18EZHFLR470	Replace R10 with L2 for DiSEqC 2.0 applications
RSET	Resistor, 37.4 kΩ, 1%, 0402 or 0603		
	I.	ļ	1

#### PACKAGE OUTLINE DRAWING









For Reference Only; not for tooling use (reference JEDEC MO-220WGGD) Dimensions in millimeters

Exact case and lead configuration at supplier discretion within limits shown



Exposed thermal pad (reference only, terminal #1 identifier appearance at supplier discretion)

Reference land pattern layout (reference IPC7351 QFN50P400X400X80-25W6M)
All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)

Coplanarity includes exposed thermal pad and terminals

Package ES 24-Pin QFN with Exposed Thermal Pad



### Single LNB Supply and Control Voltage Regulators

#### **Revision History**

Number	Date	Description	
2	March 3, 2014	Corrected typo in selection guide	
3	April 29, 2014	Revised Package Drawing	
4	January 11, 2016	Corrected Terminal List Table (page 4)	
5	July 22, 2016	Updated Component Selection Tables (pages 32 and 35)	
6	January 11, 2018	Minor editorial updates	
7	January 21, 2019	Minor editorial updates	

I<sup>2</sup>C<sup>TM</sup> is a trademark of Philips Semiconductors.

DiSEqC<sup>TM</sup> is a trademark of Eutelsat S.A.

Copyright ©2011-2019, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

