

1.5 GHz Precision LVDS 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination

Features

- Selects Between Two Sources and Provides 5 Precision LVDS Copies
- Fail Safe Input Prevents Outputs from Oscillating when Input is Invalid
- Guaranteed AC Performance over Temperature and Supply Voltage:
 - DC-to >1.5 GHz Throughput
 - <1000 ps Propagation Delay (IN-to-Q)
 - <210 ps Rise/Fall Times
- Ultra-Low Jitter Design:
 - <1 ps_{RMS} Random Jitter
 - <1 ps_{RMS} Cycle-to-Cycle Jitter
 - <10 ps_{PP} Total Jitter (Clock)
 - <0.7 ps_{RMS} MUX Crosstalk Induced Jitter
- Unique, Patented MUX Input Isolation Design Minimizes Adjacent Channel Crosstalk
- Unique, Patented Internal Termination and V_T Pin Accepts DC- and AC-Coupled Inputs (CML, PECL, LVDS)
- Wide Input Voltage Range V_{CC} to GND
- 2.5V ±5% Supply Voltage
- -40°C to +85°C Industrial Temperature Range
- Available in 32-Pin (5 mm x 5 mm) QFN Package

Applications

- Fail Safe Clock Protection
- Ultra-Low Jitter LVDS Clock Distribution
- Rack-Based Telecom/Datacom

Markets

- LAN/WAN
- Enterprise Servers
- ATE
- Test and Measurement


General Description

The SY89847U is a 2.5V, 1:5 LVDS fanout buffer with a 2:1 differential input multiplexer (MUX). A unique fail safe input (FSI) protection prevents metastable output conditions when the selected input clock fails to a DC voltage (voltage between the pins of the differential input drops significantly below 100 mV).

The differential input includes Microchip's unique, 3-pin internal termination architecture that can interface to any differential signal (AC- or DC-coupled) as small as 100 mV (200 mV_{PP}) without any level shifting or termination resistor networks in the signal path. The outputs are LVDS compatible with very fast rise/fall times guaranteed to be less than 210 ps.

The SY89847U operates from a 2.5V ±5% supply and is guaranteed over the full industrial temperature range of -40°C to +85°C. The SY89847U is part of Microchip's high-speed, Precision Edge® product line.


Package Type



United States Patent Nos. RE44,134 and 7,123,074

SY89847U

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage (V_{CC})	–0.5V to +4.0V
Input Voltage (V_{IN})	–0.5V to V_{CC}
LVPECL Output Current (I_{OUT})	
Continuous	50 mA
Surge	100 mA
Current (V_T)	
Source or Sink on V_T Pin	±100 mA
Input Current	
Source or Sink Current on IN, /IN	±50 mA
Current (V_{REF})	
Source or Sink Current on V_{REF-AC} (Note 1)	±0.5 mA

Operating Ratings ††

Supply Voltage (V_{CC})	+2.375V to +2.625V
-----------------------------	--------------------

† Notice: Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

†† Notice: The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

Note 1: Due to the limited drive capability, use for input of the same package only.

DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise stated.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Power Supply	V_{CC}	2.375	2.5	2.625	V	—
Power Supply Current	I_{CC}	—	90	130	mA	No load, max. V_{CC}
Input Resistance (IN-to- V_T)	R_{IN}	45	50	55	Ω	—
Differential Input Resistance (IN-to-/IN)	R_{DIFF_IN}	90	100	110	Ω	—
Input High Voltage (IN, /IN)	V_{IH}	0.1	—	V_{CC}	V	—
Input Low Voltage (IN, /IN)	V_{IL}	0	—	$V_{IH} - 0.1$	V	—
Input Voltage Swing (IN, /IN)	V_{IN}	0.1	—	1.0	V	Note 2, See Figure 5-6
Different Input Voltage Swing IN, /IN	V_{DIFF_IN}	0.2	—	2.0	V	See Figure 5-7
Input Voltage Threshold that Triggers FSI	V_{IN_FSI}	—	30	100	mV	—
Output Reference Voltage	V_{REF_AC}	$V_{CC} - 1.3$	$V_{CC} - 1.2$	$V_{CC} - 1.1$	V	$I_{VREF_AC} = \pm 0.5 \text{ mA}$
Voltage from Input to V_T	V_{T_IN}	—	—	1.28	V	—

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

2: $V_{IN(MAX)}$ is specified when V_T is floating.

LVDS OUTPUTS DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{CC} = +2.5\text{V} \pm 5\%$, $R_L = 100\Omega$ across the outputs; $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise stated.

Parameter	Symbol	Min.	Typ.	Max.	Units	Condition
Output Voltage Swing (Q, /Q)	V_{OUT}	250	325	—	mV	See Figure 5-6
Differential Output Voltage Swing Q, /Q	V_{DIFF_OUT}	500	650	—	mV	See Figure 5-7
Output Common Mode Voltage (Q, /Q)	V_{OCM}	1.125	1.20	1.275	V	See Figure 7-1
Change in Common Mode Voltage (Q, /Q)	ΔV_{OCM}	-50	—	50	mV	See Figure 7-2

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

LVTTTL/CMOS DC ELECTRICAL CHARACTERISTICS (Note 1)**Electrical Characteristics:** $V_{CC} = 2.5V \pm 5\%$; $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated.

Parameter	Symbol	Min.	Typ.	Max.	Units	Condition
Input High Voltage	V_{IH}	2.0	—	—	V	—
Input Low Voltage	V_{IL}	—	—	0.8	V	—
Input High Current	I_{IH}	-125	—	30	μA	—
Input Low Current	I_{IL}	-300	—	—	μA	—

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.**AC ELECTRICAL CHARACTERISTICS (Note 1)****Electrical Characteristics:** $V_{CC} = 2.5V \pm 5\%$, $R_L = 100\Omega$ across the outputs, Input $t_r/t_f \leq 300$ ps; $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated.

Parameter	Symbol	Min.	Typ.	Max.	Units	Condition
Maximum Operating Frequency	f_{MAX}	1.5	2.0	—	GHz	$V_{OUT} \geq 200$ mV, $V_{IN} \geq 200$ mV
		1.0	1.5	—		$V_{OUT} \geq 200$ mV, $V_{IN} \geq 100$ mV
Differential Propagation Delay IN-to-Q	t_{pd}	600	820	1100	ps	Note 2, 100 mV $< V_{IN} \leq 200$ mV
Differential Propagation Delay IN-to-Q		500	720	1000		Note 2, IN-to-Q, 200 mV $< V_{IN} \leq 800$ mV
Differential Propagation Delay SEL-to-Q		400	600	800		$V_{TH} = V_{CC}/2$
Set-Up Time OE-to-IN	t_S	300	—	—	ps	Note 3
Hold Time IN-to-OE	t_H	800	—	—	ps	Note 3
Differential Propagation Delay Temperature Coefficient	t_{pd} tempco	—	256	—	fs/ $^\circ C$	—
Output-to-Output Skew	t_{SKEW}	—	5	20	ps	Note 4
Input-to-Input Skew		—	5	15		Note 5
Part-to-Part Skew		—	—	300		Note 6
Clock Random Jitter	t_{JITTER}	—	—	1	ps _{RMS}	Note 7
Cycle-to-Cycle Jitter		—	—	1	ps _{RMS}	Note 8
Total Jitter		—	—	10	ps _{PP}	Note 9
Crosstalk-Induced Jitter		—	—	0.7	ps _{RMS}	Note 10

AC ELECTRICAL CHARACTERISTICS (CONTINUED) (Note 1)

Electrical Characteristics: $V_{CC} = 2.5V \pm 5\%$, $R_L = 100\Omega$ across the outputs, Input $t_r/t_f \leq 300$ ps;
 $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated.

Parameter	Symbol	Min.	Typ.	Max.	Units	Condition
Output Rise/Fall Time (20% - 80%)	t_r/t_f	70	120	210	ps	At full output swing.
Duty Cycle	—	47	—	53	%	$V_{IN} > 200$ mV
		45	—	55		100 mV $\leq V_{IN} \leq 200$ mV

- Note 1:** High-frequency AC parameters are guaranteed by design and characterization.
- 2:** Propagation delay is measured with input $t_r, t_f \leq 300$ ps (20% to 80%). The propagation delay is a function of the rise and fall times at IN. See [Typical Performance Curves](#) for details. t_{pd} varies with input t_r/t_f .
- 3:** Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set-up and hold do not apply.
- 4:** Output-to-Output skew is measured between two different outputs under identical transitions.
- 5:** Input-to-Input skew is the time difference between the two inputs to one output, under identical input transitions.
- 6:** Part-to-Part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
- 7:** Random Jitter is measured with a K28.7 character pattern, measured at $<f_{MAX}$.
- 8:** Cycle-to-Cycle Jitter definition: the variation of periods between adjacent cycles, $T_n - T_{n-1}$ where T is the time between rising edges of the output signal.
- 9:** Total Jitter definition: with an ideal clock input of frequency $<f_{MAX}$, no more than one output edge in 10^{12} output edges will deviate by more than the specified peak-to-peak jitter value.
- 10:** Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each other at the inputs.

TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Operating Ambient Temperature Range	T_A	-40	—	+85	$^\circ C$	—
Maximum Operating Junction Temperature	T_J	—	—	+125	$^\circ C$	—
Lead Temperature	—	—	—	+260	$^\circ C$	Soldering, 20 sec.
Storage Temperature Range	T_S	-65	—	+150	$^\circ C$	—
Package Thermal Resistances (Note 1)						
Thermal Resistance, 5x5 QFN-32Ld	θ_{JA}	—	50	—	$^\circ C/W$	Still-air
	ψ_{JB}	—	31	—	$^\circ C/W$	Junction-to-board

- Note 1:** Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

$V_{CC} = 2.5V$, $GND = 0V$, $t_r/t_f \leq 300$ ps, $V_{IN} = 100$ mV, $R_L = 100\Omega$ across the outputs, $T_A = +25^\circ C$, unless otherwise stated.




FIGURE 2-1: Frequency Response.




FIGURE 2-4: Propagation Delay vs. Input Rise/Fall Time.




FIGURE 2-2: Propagation Delay vs. Input Rise/Fall Time.




FIGURE 2-5: Propagation Delay vs. Input Rise/Fall Time.




FIGURE 2-3: Propagation Delay vs. Input Rise/Fall Time.

SY89847U

$V_{CC} = 2.5V$, $GND = 0V$, $V_{IN} = 250\text{ mV}$, $R_L = 100\Omega$ across the outputs, $T_A = +25^\circ\text{C}$, unless otherwise stated.




FIGURE 2-6: 200 MHz Clock.




FIGURE 2-9: 1.5 GHz Clock.




FIGURE 2-7: 500 MHz Clock.




FIGURE 2-8: 1 GHz Clock.

3.0 ADDITIVE PHASE NOISE PLOT

Additive jitter is defined as the RMS Jitter of the device added to the input signal and is calculated in [Equation 3-1](#).

EQUATION 3-1:

$$\text{DeviceAdditiveJitter} = \sqrt{\text{OutputRMSJitter}^2 - \text{InputRMSJitter}^2}$$




FIGURE 3-1: Integrated Phase Noise Plot of SY89847U (Device) and the Source (Input Signal).

From the plot shown in [Figure 3-1](#), the device additive jitter can be calculated as follows.

EQUATION 3-2:

$$\text{CalculatedAdditiveJitter} = \sqrt{93.23^2 - 22.84^2} = 90.39 \text{ fs}$$

4.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 4-1](#).

TABLE 4-1: PIN FUNCTION TABLE

Pin Number	Symbol	Description
1, 8	VT0, VT1	Input Termination Center-Tap: Each side of a differential input pair terminates to the VT pin. The VT pin provides a center-tap for each input (IN, /IN) to a termination network for maximum interface flexibility. See the Input Interface Applications section.
2, 3 6, 7	IN0, /IN0 IN1, /IN1	Differential Inputs: These input pairs are the differential signal inputs to the device. These inputs accept AC- or DC-coupled signals as small as 100 mV. The input pairs internally terminate to a VT pin through 50Ω. Each input has level shifting resistors of 3.72 kΩ to VCC. This allows a wide input voltage range from VCC to GND. See Figure 5-8 , Simplified Differential Input Stage for details. Note that these inputs will default to a valid (either high or low) state if left open. See the Input Interface Applications section.
10, 11, 30, 31	GND, Exposed Pad	Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pins.
4	OE	Single-Ended Input: This TTL/CMOS input disables and enables the Q0-Q4 outputs. It is internally connected to a 25 kΩ pull-up resistor and will default to a logic high state if left open. When disabled, Q goes low and /Q goes high. OE being synchronous, outputs will be enabled/disabled following a rising and a falling edge of the input clock. $V_{TH} = V_{CC}/2$.
5	SEL	Single-Ended Input: This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a 25 kΩ pull-up resistor and will default to logic high state if left open. $V_{TH} = V_{CC}/2$.
9, 32	VREF-AC1 VREF-AC0	Reference Voltage: These outputs bias to $V_{CC} - 1.2V$. They are used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01 μF low ESR capacitor to VCC. Due to limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. Maximum sink/source current is ±0.5 mA. See the Input Interface Applications section.
12, 13, 16, 19, 22, 25, 28, 29	VCC	Positive Power Supply: Bypass with 0.1 μF 0.01 μF low ESR capacitors as close to the VCC pins as possible.
27, 26 24, 23 21, 20 18, 17 15, 14	Q0, /Q0 Q1, /Q1 Q2, /Q2 Q3, /Q3 Q4, /Q4	LVDS Differential Output Pairs: Differential copies of the selected input signal. The output swing is typically 325 mV. Used and unused outputs must be terminated with 100Ω across the pair (Q, /Q). These differential LVDS outputs are a logic function of the IN0, IN1, and SEL inputs. See Table 4-2 .

TABLE 4-2: TRUTH TABLE

Inputs					Outputs	
IN0	/IN0	IN1	/IN1	SEL	Q	/Q
0	1	X	X	0	0	1
1	0	X	X	0	1	0
X	X	0	1	1	0	1
X	X	1	0	1	1	0

5.0 FUNCTIONAL DESCRIPTION

5.1 Clock Select (SEL)

SEL is an asynchronous TTL/CMOS compatible input that selects one of the two input signals. Internal 25 k Ω pull-up resistor defaults the input to logic high if left open. Input switching threshold is $V_{CC}/2$. Refer to [Figure 5-1](#).

5.2 Output Enable (OE)

OE is a synchronous TTL/CMOS compatible input that enables/disables the outputs based on the input to this pin. The enable function is synchronous so that the clock outputs will be enabled or disabled following a rising and a falling edge of the input clock. Refer to [Figure 5-2](#). Internal 25 k Ω pull-up resistor defaults the input to logic high if left open. Input switching threshold is $V_{CC}/2$.

5.3 Fail-Safe Input (FSI)

The input includes a special fail-safe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when

the amplitude of the input signal drops sufficiently below 100 mV_{PK} (200 mV_{PP}), typically 30 mV_{PK}. Refer to [Figure 5-4](#).

5.4 Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing such that the voltage swing across the input pair is significantly less than 100 mV, FSI function will eliminate a metastable condition and latch the outputs to the last valid state. No ringing and no undetermined state will occur at the output under these conditions. The output recovers to normal operation once the input signal returns to a valid state with a typical swing greater than 30 mV.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to the [Typical Performance Curves](#) for detailed information.

Timing Diagrams




FIGURE 5-1: SEL-to-Q Delay.




FIGURE 5-2: Enable Output Timing Diagram.

SY89847U




FIGURE 5-3: Propagation Delay.




FIGURE 5-4: Fail-Safe Feature.




FIGURE 5-5: Setup and Hold Time.

Single-Ended and Differential Swings




FIGURE 5-6: Single-Ended Voltage Swing.




FIGURE 5-7: Differential Voltage Swing.

Input Stage




FIGURE 5-8: Simplified Differential Input Stage.

6.0 INPUT INTERFACE APPLICATIONS




FIGURE 6-1: LVPECL Interface (DC-Coupled).




FIGURE 6-4: CML Interface (AC-Coupled).




FIGURE 6-2: LVPECL Interface (AC-Coupled).




FIGURE 6-5: LVDS Interface (DC-Coupled).




FIGURE 6-3: CML Interface (DC-Coupled).

7.0 LVDS OUTPUT INTERFACE APPLICATIONS

LVDS specifies a small swing of 325 mV, typical, on a nominal 1.2V common mode above ground. The common mode voltage has tight limits to permit large variations in the ground between and LVDS driver and receiver. Also, change in common mode voltage, as a function of data input, is kept to a minimum, to keep EMI low.




FIGURE 7-1: LVDS Differential Measurement.





FIGURE 7-2: LVDS Common Mode Measurement.

8.0 PACKAGING INFORMATION

8.1 Package Marking Information

32-Pin QFN*

Example







Legend:	XX...X	Product code or customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	•, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.	
	Underbar (¯) and/or Overbar (¯) symbol may not be to scale.	

32-Lead 5 mm x 5 mm QFN Package Outline and Recommended Land Pattern

TITLE

32 LEAD QFN 5x5mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN

DRAWING #	QFN55-32LD-PL-5	UNIT	MM
LEAD FRAME	NiPdAu	LEAD FINISH	NiPdAu



DIMENSION IN mm			
SYMBOL	MIN	NOM	MAX
A	0.80	0.85	1.00
A1	0.00	0.02	0.05
A3	0.20 (REF)		
D	5.00 BSC		
D2	3.00	3.10	3.20
E	5.00 BSC		
E2	3.00	3.10	3.20
L	0.35	0.40	0.45

b (mm)				e (mm)			
N	MIN	NOM	MAX	MIN	NOM	MAX	
32	0.18	0.25	0.30	0.50	BSC		

TOLERANCE OF FORM AND POSITION	
aaa	0.15
bbb	0.10
ccc	0.10
ddd	0.05
eee	0.08

NOTE:

- REFER TO JEDEC STANDARD MO-220 VHDD-2.
- DIMENSION 'b' APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm TO 0.30mm FROM THE TERMINAL TIP.
- 'aaa' THE BILATERAL PROFILE TOLERANCE THAT CONTROLS THE POSITION OF THE PLASTIC BODY SIDES. THE CENTERS OF THE PROFILE ZONES ARE DEFINED BY THE BASIC DIMENSIONS 'D' AND 'E'.
- 'bbb' THE TOLERANCE THAT CONTROLS THE POSITION OF THE ENTIRE TERMINAL PATTERN WITH RESPECT TO DATUM'S A AND B. THE CENTER OF THE TOLERANCE ZONE OF EACH TERMINAL IS DEFINED BY THE BASIC DIMENSION 'e' AS RELATED TO DATUM A AND B.
- 'ccc' THE TOLERANCE LOCATED PARALLEL TO THE SEATING PLANE IN WHICH THE TOP SURFACE OF THE PACKAGE MUST BE LOCATED.
- 'ddd' THE TOLERANCE THAT CONTROLS THE POSITION OF THE TERMINALS TO EACH OTHER. THE CENTERS OF THE PROFILE ZONES ARE DEFINED BY BASIC DIMENSION 'e'.
- 'eee' THE UNILATERAL TOLERANCE LOCATED ABOVE THE SEATING PLANE WHEREIN THE BOTTOM SURFACE OF THE TERMINALS MUST BE LOCATED.
- THE TOLERANCE THAT CONTROLS THE POSITION OF THE EXPOSED METAL HEAT FEATURE. THE CENTER OF THE TOLERANCE ZONE WILL BE THE DATUM'S DEFINED BY THE CENTERLINES OF THE PACKAGE BODY.
- MAX PACKAGE WARPAGE IS 0.05 MM.
- PIN #1 IS ON TOP WILL BE LASER MARKED.
- RED CIRCLE IN LAND PATTERN INDICATE THERMAL VIA. SIZE SHOULD BE 0.30-0.35M IN DIAMETER AND SHOULD BE CONNECTED TO GND FOR MAX THERMAL PERFORMANCE.
- GREEN RECTANGLES (SHADED AREA) INDICATE SOLDER STENCIL OPENING ON EXPOSED PAD AREA. SIZE SHOULD BE 0.87x0.87 MM IN SIZE, 1.07 MM PITCH.
- THIS DOCUMENT IS FOR AUTOMOTIVE PRODUCT USE ONLY.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>.

SY89847U

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (October 2018)

- Converted Micrel document SY89847U to Microchip data sheet template DS20006101A.
- Minor text changes throughout.

SY89847U

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>		<u>X</u>	<u>X</u>	<u>X</u>	<u>-XX</u>
Device		Input Voltage	Package	Temperature Range	Tape and Reel
Device:	SY89847:	1.5 GHz Precision, LVDS 1:5 Fanout Buffer with 2:1 MUX and Fail-Safe Input with Internal Termination			
Input Voltage:	U	=	2.5V/3.3V		
Package:	M	=	5 mm x 5 mm QFN-32		
Temperature Range:	G	=	-40°C to 85°C (NiPdAu Lead-Free)		
Special Processing:	<blank>	=	60/Tube		
	TR	=	1,000/Reel		

Examples:

a) SY89847UMG: SY89847, 2.5V/3.3V Input Voltage, 5 mm x 5 mm 32-Lead QFN, -40°C to +85°C Temperature Range, 60/Tube

b) SY89847UMG-TR: SY89847, 2.5V/3.3V Input Voltage, 5 mm x 5 mm 32-Lead QFN, -40°C to +85°C Temperature Range, 1,000/Reel

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

SY89847U

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, Kleeer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntellIMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleeerNet, KleeerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-3837-3

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820