


Si53108 PCI Express Zero-Delay/Fanout Buffer Evaluation Kit

Si53108-EK

Evaluation boards are available for [PCIe clock generators](#), [clock buffers](#), and [zero-delay buffers](#). The EVB allows you to measure jitter performance, power consumption, and signal integrity. The boards feature SMA connectors for robust low jitter signal integrity measurements.

[Add to Cart](#)


Features

Each evaluation kit includes one evaluation board and is designed to verify:

- Performance and compliancy of PCI Express
- Measure device power consumption
- Connect to prototype systems that have SMA connectors, supporting robust, low jitter signal integrity measurements for system validation
- Output enable (OE) pins for power management
- Spread spectrum control pins for easy EMI control
- Tweaks, verify, and understand I²C edge rate and skew controls for PCIe clocks

Additional Resources

Si53108-EVB User's Guide

[Read Now](#) ▾

Si53108 Data Sheet

[Read Now](#) ▾

AN871: Driving Long PCIe Clock Lines

[Read Now](#) ▾

AN874: Cascading Two Si53112 Buffers

[Read Now](#) ▾

[About Us](#)[In the News](#)[Email Newsletter](#)[Cookies](#)[Contact Us](#)[Community](#)[Site Feedback](#)[Investor Relations](#)[Blog](#)[Privacy and Terms](#)[Corporate](#)

Important information regarding the Silicon Labs website: this site uses cookies to improve user experience and stores information on your computer. By continuing to use our site, you consent to our [Cookie Policy](#). If you do not want to enable cookies, review our policy and learn how they can be disabled. Note that disabling cookies will disable some features of the site.

[Accept](#)