

MOSFET – Power, N-Channel, DPAK/IPAK

12 A, 60 V

NTD3055-094, NVD3055-094

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Features

- Lower R_{DS(on)}
- Lower V_{DS(on)}
- Lower and Tighter V_{SD}
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX		
60 V	94 mΩ	12 A		







STYLE 2




IPAK CASE 369D STYLE 2



MARKING DIAGRAM & PIN ASSIGNMENTS





A = Assembly Location*
55094 = Device Code
Y = Year
WW = Work Week
G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 8.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Rating	Value	Unit
V_{DSS}	Drain-to-Source Voltage	60	Vdc
V_{DGR}	Drain–to–Gate Voltage (R_{GS} = 10 MΩ)	60	Vdc
	Gate-to-Source Voltage		Vdc
V_{GS}	- Continuous	±20	
V_{GS}	Non–Repetitive (t_p ≤ 10 ms)	±30	
	Drain Current		
I_{D}	- Continuous @ T _A = 25°C	12	Adc
I_{D}	- Continuous @ T _A = 100°C	10	
I_{DM}	– Single Pulse (t _p ≤10 μs)	45	Apk
P _D	Total Power Dissipation @ T _A = 25°C	48	W
	Derate above 25°C	0.32	W/°C
	Total Power Dissipation @ T _A = 25°C (Note 1)	2.1	W
	Total Power Dissipation @ T _A = 25°C (Note 2)	1.5	W
T _J , T _{stq}	Operating and Storage Temperature Range	-55 to	°C
		+175	
E _{AS}	Single Pulse Drain-to-Source Avalanche Energy - Starting T _J = 25°C	61	mJ
	$(V_{DD} = 25 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, L = 1.0 \text{ mH}$		
	$I_{L(pk)} = 11 \text{ A}, V_{DS} = 60 \text{ Vdc}$		
	Thermal Resistance		
$R_{ heta JC}$	- Junction-to-Case	3.13	°C/W
$R_{\theta JA}$	- Junction-to-Ambient (Note 1)	71.4	
$R_{\theta JA}$	- Junction-to-Ambient (Note 2)	100	
TL	Maximum Lead Temperature for Soldering	260	°C
İ	Purposes, 1/8" from case for 10 seconds		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 0.5 sq in. pad size.
- 2. When surface mounted to an FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Characteristic	Min	Тур	Max	Unit		
OFF CHARACTERISTICS							
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage (Note 3) (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	60 -	68 54.4	- -	Vdc mV/°C		
I _{DSS}	Zero Gate Voltage Drain Current ($V_{DS} = 60 \text{ Vdc}$, $V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 60 \text{ Vdc}$, $V_{GS} = 0 \text{ Vdc}$, $T_{J} = 150^{\circ}\text{C}$)	- -	- -	1.0 10	μAdc		
I _{GSS}	Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)	_	-	±100	nAdc		

ON CHARACTERISTICS (Note 3)

ON CHARACTERISTICS (Note 3)

V _{GS(th)}	Gate Threshold Voltage (Note 3) (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient (Negative)	2.0	2.9 6.3	4.0 -	Vdc mV/°C
R _{DS(on)}	Static Drain-to-Source On-Resistance (Note 3) (V _{GS} = 10 Vdc, I _D = 6.0 Adc)	-	84	94	mΩ
V _{DS(on)}	Static Drain-to-Source On-Voltage (Note 3) $ (V_{GS} = 10 \text{ Vdc}, I_D = 12 \text{ Adc}) $ $ (V_{GS} = 10 \text{ Vdc}, I_D = 6.0 \text{ Adc}, T_J = 150^{\circ}\text{C}) $	- -	0.85 0.77	1.35	Vdc
9FS	Forward Transconductance (Note 3) (V _{DS} = 7.0 Vdc, I _D = 6.0 Adc)	-	6.7	-	mhos

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance		-	323	450	pF
C _{oss}	Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	-	107	150	
C _{rss}	Transfer Capacitance	,	-	34	70	

SWITCHING CHARACTERISTICS (Note 4)

SWITCHING CHARACTERISTICS (Note 4)

t _{d(on)}	Turn-On Delay Time		_	7.7	15	ns
t _r	Rise Time	(V _{DD} = 48 Vdc, I _D = 12 Adc,	_	32.3	70	
t _{d(off)}	Turn-Off Delay Time	V_{GS} = 10 Vdc, R_G = 9.1 Ω) (Note 3)	_	25.2	50	
t _f	Fall Time		_	23.9	50	
Q _T	Gate Charge		-	10.9	20	nC
Q ₁		(V _{DS} = 48 Vdc, I _D = 12 Adc, V _{GS} = 10 Vdc) (Note 3)	_	3.1	_	
Q ₂		35 /(/	_	4.2	_	

SOURCE-DRAIN DIODE CHARACTERISTICS

V _{SD}	Forward On-Voltage	$(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	- -	0.94 0.82	1.15 -	Vdc
t _{rr}	Reverse Recovery Time		-	33.1	-	ns
ta		(I _S = 12 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs) (Note 3)	_	24	-	
t _b			_	8.9	-	
Q _{RR}	Reverse Recovery Stored Charge			0.047	ı	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{3.} Pulse Test: Pulse Width ≤[300 μs, Duty Cycle ≤ 2%.

^{4.} Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current $(I_{G(AV)})$ can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G/(V_{GG} - V_{GSP})$$

$$t_f = Q_2 x R_G/V_{GSP}$$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.


During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$\begin{split} t_{d(on)} &= R_G \ C_{iss} \ In \left[V_{GG} / (V_{GG} - V_{GSP}) \right] \\ t_{d(off)} &= R_G \ C_{iss} \ In \left(V_{GG} / V_{GSP} \right) \end{split}$$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on-state when calculating $t_{d(off)}$.


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source
Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r , t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed ($T_{J(MAX)} - T_C$)/($R_{\theta JC}$).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_{D}), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_{D} can safely be assumed to equal the values indicated.

SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

ORDERING INFORMATION

Device	Package	Shipping [†]
NTD3055-094T4G	DPAK (Pb-Free)	2,500 / Tape & Reel

^{*}NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP

DISCONTINUED (Note 5)

NTD3055-094-1G	IPAK (Pb-Free)	75 Units / Rail
NVD3055-094T4G*	DPAK (Pb-Free)	2,500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

5. **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The

most current information on these devices may be available on www.onsemi.com.






DPAK INSERTION MOUNT

CASE 369 ISSUE O

DATE 02 JAN 2000





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.090 BSC		2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.175	0.215	4.45	5.46
S	0.050	0.090	1.27	2.28
٧	0.030	0.050	0.77	1.27

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:		STYLE 5:		STYLE 6:	
PIN 1.	BASE	PIN 1.	GATE	PIN 1.	ANODE	PIN 1.	CATHODE	PIN 1.	GATE	PIN 1.	MT1
2.	COLLECTOR	2.	DRAIN	2.	CATHODE	2.	ANODE	2.	ANODE	2.	MT2
3.	EMITTER	3.	SOURCE	3.	ANODE	3.	GATE	3.	CATHODE	3.	GATE
4.	COLLECTOR	4.	DRAIN	4.	CATHODE	4.	ANODE	4.	ANODE	4.	MT2


DOCUMENT NUMBER:	98ASB42319B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DPAK INSERTION MOUNT		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



DPAK (SINGLE GAUGE) CASE 369C **ISSUE G**

DATE 31 MAY 2023







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.


 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONS D AND E ARE DETERMINED AT THE
 OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
 DETININAL MOLD ESCALUPE.

- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS	
MIM	MIN.	MAX.	MIN.	MAX.
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
C	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055 0.070		1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.050 B2C		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040	-	1.01
Z	0.155		3.93	









BOTTOM VIEW

RECOMMENDED MOUNTING FOOTPRINT*

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.


BOTTOM VIEW ALTERNATE





CW ROTATED 90°

GENERIC MARKING DIAGRAM*



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE STYLE 4: PIN 1. CATHODE STYLE 5: PIN 1. GATE 2. COLLECTOR 2. DRAIN 2. CATHODE 2. ANODE 3 SOURCE 3 FMITTER 3 ANODE 3 GATE

2. ANODE 3 CATHODE COLLECTOR 4. DRAIN CATHODE 4. ANODE ANODE

STYLE 6: STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 8: STYLE 9: STYLE 10: PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE PIN 1. CATHODE 2. ANODE 3 CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE CATHODE

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER: 98AON10527D		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

