

Octal 3-State Inverting Buffer/Line Driver/Line Receiver

High-Performance Silicon-Gate CMOS

MC74HC540A

The MC74HC540A is identical in pinout to the LS540. The device inputs are compatible with Standard CMOS outputs. External pull-up resistors make them compatible with LSTTL outputs.

The HC540A is an octal inverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

The HC540A is similar in function to the HC541A, which has noninverting outputs.

Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7 A Requirements
- Chip Complexity: 124 FETs or 31 Equivalent Gates
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Logic Diagram




SOIC-20 DW SUFFIX CASE 751D




TSSOP-20 DT SUFFIX CASE 948E

PIN ASSIGNMENT



MARKING DIAGRAMS



FUNCTION TABLE

| | Inputs | Outro et V | |
|-----|--------|------------|----------|
| OE1 | OE2 | Α | Output Y |
| L | L | L | Н |
| L | L | Н | L |
| Н | Х | Х | Z |
| Χ | Н | Х | Z |

Z = High Impedance X = Don't Care

ORDERING INFORMATION

See detailed ordering and shipping information on page of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | | Value | Unit |
|----------------------|--|--|------------------------------|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +6.5 | V |
| V _{IN} | DC Input Voltage | | -0.5 to V _{CC} +0.5 | V |
| V _{OUT} | DC Output Voltage | | -0.5 to V _{CC} +0.5 | V |
| I _{IN} | DC Input Diode Current, per Pin | | ±20 | mA |
| l _{out} | DC Input Diode Current, Per Pin | | ±35 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | | ±75 | mA |
| I _{IK} | Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC}) | | ±20 | mA |
| lok | Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC}) | | ±20 | mA |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 secs | | 260 | °C |
| TJ | Junction Temperature Under Bias | | +150 | °C |
| $\theta_{\sf JA}$ | Thermal Resistance (Note 1) SOIC-20W | WQFN20 QFN20 TSSOP-20 | 96 99 111 150 | °C/W |
| P _D | Power Dissipation in Still Air at 25°C | SOIC-20W WQFN20 QFN20 TSSOP-20 | 1302 1256 1127 833 | mW |
| MSL | Moisture Sensitivity | SOIC-20W All Other Packages | Level 3 Level 1 | - |
| F _R | Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | - |
| V _{ESD} | ESD Withstand Voltage (Note 2) | Human Body Model Charged Device Model | > 2000 > 1000 | V |
| I _{LATCHUP} | Latchup Performance (Note 3) | | ±100 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
- 2. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.
- 3. Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|---|--|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Reference | ed to GND) 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -55 | +125 | °C |
| t _r , t _f | V | CC = 2.0 V 0 CC = 4.5 V 0 CC = 6.0 V 0 | 1000 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.

DC CHARACTERISTICS

| | | | | Guaranteed Limit | | | |
|-----------------|---|--|--------------------------|------------------------------|------------------------------|------------------------------|------|
| Symbol | Parameter | Condition | V _{CC} V | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $V_{out} = 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $\begin{aligned} V_{out} &= V_{CC} - 0.1 \text{ V} \\ I_{out} &\leq 20 \mu\text{A} \end{aligned}$ | 2.0 3.0 4.5 6.0 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IL}$ $ I_{out} \le 20 \mu A$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $\label{eq:Vin} \begin{split} V_{in} = V_{IL} & & I_{out} \leq 3.6 \text{ mA} \\ & I_{out} \leq 6.0 \text{ mA} \\ & I_{out} \leq 7.8 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH}$ $ I_{out} \le 20 \mu A$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $\begin{split} V_{in} = V_{IH} & & I_{out} \leq 3.6 \text{ mA} \\ & I_{out} \leq 6.0 \text{ mA} \\ & I_{out} \leq 7.8 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| I _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| l _{OZ} | Maximum Three-State Leakage Current | Output in High Impedance State $V_{in} = V_{IL}$ or V_{IH} $V_{out} = V_{CC}$ or GND | 6.0 | ±0.5 | ±5.0 | ±10.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 6.0 | 4 | 40 | 160 | μΑ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC CHARACTERISTICS

| | | Vcc | Guaranteed Limit | | nit | |
|--|--|--------------------------|-----------------------|-----------------------|-----------------------|------|
| Symbol | Parameter | v | -55 to 25°C | ≤ 85°C | ≤125°C | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input A to Output Y (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 80 30 18 15 | 100 40 23 20 | 120 55 28 25 | ns |
| t _{PLZ} , t _{PHZ} | Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 5) | 2.0 3.0 4.5 6.0 | 110 45 25 21 | 140 60 31 26 | 165 75 38 31 | ns |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 5) | 2.0 3.0 4.5 6.0 | 110 45 25 21 | 140 60 31 26 | 165 75 38 31 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 60 22 12 10 | 75 28 15 13 | 90 34 18 15 | ns |
| C _{in} | Maximum Input Capacitance | | 10 | 10 | 10 | pF |
| C _{out} | Maximum 3-State Output Capacitance (Output in High Impedance State) | | 15 | 15 | 15 | pF |

| | | Typical @ 25°C, V_{CC} = 5.0 V, V_{EE} = 0 V | |
|----------|---|--|----|
| C_{PD} | Power Dissipation Capacitance (Per Buffer) (Note 5) | 35 | pF |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.




Figure 2. Switching Waveform






Figure 3. Switching Waveform



*Includes all probe and jig capacitance

Figure 4. Test Circuit



*Includes all probe and jig capacitance

Figure 5. Test Circuit




Figure 6. Logic Detail

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9)

Data input pins. Data on these pins appear in inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS

OE1, OE2 (PINS 1, 19)

Output enables (active-low). When a low voltage is applied to both of these pins, the outputs are enabled and the

device functions as an inverter. When a high voltage is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11)

Device outputs. Depending upon the state of the output enable pins, these outputs are either inverting outputs or high-impedance outputs.

ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|--------------------|------------|--------------|-----------------------|
| MC74HC540ADWG | HC540A | SOIC-20 Wide | 38 Units / Rail |
| MC74HC540ADWR2G | HC540A | SOIC-20 Wide | 1000 / Tape & Reel |
| MC74HC540ADTG | HC 540A | TSSOP-20 | 75 Units / Rail |
| MC74HC540ADTR2G | HC 540A | TSSOP-20 | 2500 / Tape & Reel |
| MC74HC540ADTR2G-Q* | HC 540A | TSSOP-20 | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*-}Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.






SOIC-20 WB CASE 751D-05 **ISSUE H**

DATE 22 APR 2015


SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


| | MILLIMETERS | | | |
|-----|-------------|-------|--|--|
| DIM | MIN | MAX | | |
| Α | 2.35 | 2.65 | | |
| A1 | 0.10 | 0.25 | | |
| b | 0.35 | 0.49 | | |
| С | 0.23 | 0.32 | | |
| D | 12.65 | 12.95 | | |
| E | 7.40 | 7.60 | | |
| е | 1.27 | BSC | | |
| Н | 10.05 | 10.55 | | |
| h | 0.25 | 0.75 | | |
| L | 0.50 | 0.90 | | |
| A | 0 ° | 7 ° | | |

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|-------------|---|-------------|--|--|
| DESCRIPTION: | SOIC-20 WB | | PAGE 1 OF 1 | | |

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales