

Analog Multiplexers/ Demultiplexers with Injection Current Effect Control

Automotive Customized

MC74HC4851A, MC74HC4852A, MC74HCT4851A, MC74HCT4852A

These devices are pin compatible to standard HC405x and MC1405xB analog mux/demux devices, but feature injection current effect control. This makes them especially suited for usage in automotive applications where voltages in excess of normal logic voltage are common.

The injection current effect control allows signals at disabled analog input channels to exceed the supply voltage range without affecting the signal of the enabled analog channel. This eliminates the need for external diode/resistor networks typically used to keep the analog channel signals within the supply voltage range.

The devices utilize low power silicon gate CMOS technology. The Channel Select and Enable inputs are compatible with standard CMOS outputs.

Features

- Injection Current Cross-Coupling Less than 1 mV/mA (See Figure 10)
- Pin Compatible to HC405X and MC1405XB Devices
- Power Supply Range 2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
- In Compliance With the Requirements of JEDEC Standard No. 7 A
- Chip Complexity: 154 FETs or 36 Equivalent Gates
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant





SOIC-16 WIDE

SOIC-16 D SUFFIX CASE 751B







TSSOP-16 DT SUFFIX CASE 948F



QFN16 MN SUFFIX CASE 485AW

MARKING DIAGRAMS









QFN16*

*V4851 marking used for NLV74HC4851AMN1TWG

XXXXXXX = Specific Device Code A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 15 of this data sheet.




Figure 1. 4851A Logic Diagram
Single-Pole, 8-Position Plus Common Off





Figure 2. 4851A 16-Lead Pinout (Top View)



FUNCTION TABLE - 4851A

Select

В А

L L

H L

L

Н

Χ

Н

Н

Н

L

Н

Х

ON Channels

X0

X1 X2

ХЗ

Χ4

X5

X6

X7

NONE

Control Inputs

С

L

L H

Н

Н

н н

Enable

L

L

L

L

Figure 3. 4851A QFN Pinout




Figure 4. 4852A Logic Diagram
Double-Pole, 4-Position Plus Common Off

FUNCTION TABLE - 4852A

Control Inputs				
Enable	Sel B	lect A	ON Ch	annels
L L L	L H H X	L H L H X	Y0 Y1 Y2 Y3 NC	X0 X1 X2 X3 NE

X = Don't Care




Figure 5. 4852A 16-Lead Pinout (Top View)

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	V
V _{IN}	DC Input Voltage		-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin		±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins		±50	mA
I _{IK}	Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC})		±20	mA
I _{OK}	Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC})		±20	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
θЈА	Thermal Resistance (Note 1)	SOIC-16 QFN16 TSSOP-16	126 118 159	°C/W
P _D	Power Dissipation in Still Air at 25°C	SOIC-16 QFN16 TSSOP-16	995 1062 787	mW
MSL	Moisture Sensitivity		Level 1	-
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 2)	Human Body Model Charged Device Model	> 2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
MC74HC				
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{IN}	DC Input Voltage – Any Pin (Referenced to GND)	0	V _{CC}	V
V _{IO*}	Static or Dynamic Voltage Across Switch	0	1.2	V
T _A	Operating Free-Air Temperature	-55	+125	°C
t _r , t _f	Input Rise or Fall Time $V_{CC} = 2.0 \ V$ $V_{CC} = 4.5 \ V$ $V_{CC} = 6.0 \ V$		1000 500 400	ns
MC74HCT				
V _{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{IN}	DC Input Voltage – Any Pin (Referenced to GND)	0	V_{CC}	V
V _{IO*}	Static or Dynamic Voltage Across Switch	0	1.2	V
T _A	Operating Free-Air Temperature	-55	+125	°C
t _r , t _f	Input Rise or Fall Time V _{CC}	; = 4.5 V 0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

^{3.} Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

DC CHARACTERISTICS - Digital Section (MC74HC4851A, MC74HC4852A)

			V _{CC}	Guaranteed Limit			
Symbol	Parameter	Condition	v	-55 to 25°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
I _{in}	Maximum Input Leakage Current on Digital Pins (Enable/A/B/C)	V _{in} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μА
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{in(digital)} = V _{CC} or GND V _{in(analog)} = GND	6.0	2	20	40	μА

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

DC CHARACTERISTICS - Analog Section (MC74HC4851A, MC74HC4852A)

				G	uaranteed Lin	nit	
Symbol	Parameter	Condition	v_{cc}	-55 to 25°C	≤ 85° C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$\begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH}; \ V_{IS} = V_{CC} \\ \text{to GND (Note 4)}; \ I_{S} \leq 2.0 \\ \text{mA (Note 5)} \end{array}$	2.0 3.0 4.5 6.0	1700 1100 550 400	1750 1200 650 500	1800 1300 750 600	Ω
ΔR _{on}	Delta "ON" Resistance	$V_{in} = V_{IL}$ or V_{IH} ; $V_{IS} = V_{CC}/2$ (Note 4); $I_S \le 2.0$ mA (Note 5)	2.0 3.0 4.5 6.0	300 160 80 60	400 200 100 80	500 240 120 100	Ω
I _{off}	Maximum Off-Channel Leakage Current, Any One Channel Common Channel	V _{in} = V _{CC} or GND	6.0	±0.1 ±0.1	±0.1 ±0.1	±0.1 ±0.1	μΑ
I _{on}	Maximum On-Channel Leakage Channel-to-Channel	V _{in} = V _{CC} or GND	6.0	±0.1	±0.1	±0.1	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC CHARACTERISTICS (MC74HC4851A, MC74HC4852A) (C_L = 50 pF)

Symbol	Parameter		-55 to 25°C	≤ 85°C	≤125°C	Unit
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Analog Input to Analog Output		160 80 40 30	180 90 45 35	200 100 50 40	ns
t _{PHL} , t _{PHZ,PZH} t _{PLH} , t _{PLZ,PZL}	Maximum Propagation Delay, Enable or Channel-Select to Analog Output		260 160 80 78	280 180 90 80	300 200 100 80	ns
C _{in}	Maximum Input CapacitanceDigital Pins(All Switches Off)Any Single Analog Pin(All Switches Off)Common Analog Pin		10 35 40	10 35 40	10 35 40	pF
C _{PD}	Power Dissipation Capacitance Typical	5.0	20			pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{4.} V_{IS} is the input voltage of an analog I/O pin.

^{5.} I_S is the currebnt flowing in or out of analog I/O pin.

INJECTION CURRENT COUPLING SPECIFICATIONS (MC74HC4851A, MC74HC4852A) (V_{CC} = 5 V, T_A = -55°C to +125°C)

Symbol	Parameter	Condition	Тур	Max	Unit
VΔ _{out}	Maximum Shift of Output Voltage of Enabled Analog Channel	$\begin{split} I_{in}^{\star} &\leq 1 \text{ mA, } R_S \leq 3.9 \text{ k}\Omega \\ I_{in}^{\star} &\leq 10 \text{ mA, } R_S \leq 3.9 \text{ k}\Omega \\ I_{in}^{\star} &\leq 1 \text{ mA, } R_S \leq 20 \text{ k}\Omega \\ I_{in}^{\star} &\leq 10 \text{ mA, } R_S \leq 20 \text{ k}\Omega \end{split}$	0.1 1.0 0.5 5.0	1.0 5.0 2.0 20	mV

^{*}I_{in} = Total current injected into all disabled channels.

DC CHARACTERISTICS - Digital Section (MC74HCT4851A, MC74HCT4852A)

			V _{CC}	Guaranteed Limit			
Symbol	Parameter	Condition	v	-55 to 25°C	≤ 85° C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	4.5 to 5.5	2.0	2.0	2.0	V
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	4.5 to 5.5	0.8	0.8	0.8	V
I _{in}	Maximum Input Leakage Current on Digital Pins (Enable/A/B/C)	V _{in} = V _{CC} or GND	5.5	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in(digital)} = V _{CC} or GND V _{in(analog)} = GND	5.5	2.0	20	40	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

DC CHARACTERISTICS - Analog Section (MC74HCT4851A, MC74HCT4852A)

				G	uaranteed Lim	nit	
Symbol	Parameter	Condition	Vcc	-55 to 25°C	≤ 85 °C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{in} = V_{IL}$ or V_{IH} ; $V_{IS} = V_{CC}$ to GND (Note 4); $I_S \le 2.0$ mA (Note 5)	4.5 5.5	550 400	650 500	750 600	Ω
ΔR_{on}	Delta "ON" Resistance	$\begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH}; \ V_{IS} = \\ V_{CC}/2 \text{ (Note 4)}; \ I_S \leq 2.0 \text{ mA} \\ \text{(Note 5)} \end{array}$	4.5 5.5	80 60	100 80	120 100	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel Common Channel	V _{in} = V _{CC} or GND	5.5	±0.1 ±0.1	±0.1 ±0.1	±0.1 ±0.1	μΑ
I _{on}	Maximum On-Channel Leakage Channel-to-Channel	V _{in} = V _{CC} or GND	5.5	±0.1	±0.1	±0.1	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC CHARACTERISTICS (MC74HCT4851A, MC74HCT4852A) (C_L = 50 pF)

Symbol	Parameter		V _{CC}	-55 to 25°C	≤ 85 °C	≤125°C	Unit
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Analog Input to Analog Output		5.0	40	45	50	ns
t _{PHL} , t _{PHZ,PZH} t _{PLH} , t _{PLZ,PZL}	Maximum Propagation Delay, Enable or Channel-Select to Analog Output		5.0	80	90	100	ns
C _{in}	Maximum Input Capacitance (All Switches Off) (All Switches Off)	Digital Pins Any Single Analog Pin Common Analog Pin		10 35 40	10 35 40	10 35 40	pF
C _{PD}	Power Dissipation Capacitance	Typical	5.0	20			pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

INJECTION CURRENT COUPLING SPECIFICATIONS (MC74HCT4851A, MC74HCT4852A) (V_{CC} = 5 V, T_A = -55°C to +125°C)

Symbol	Parameter	Condition	Тур	Max	Unit
$V\Delta_{out}$	Maximum Shift of Output Voltage of Enabled Analog Channel	$\begin{aligned} &I_{in}{}^{\star} \leq 1 \text{ mA, } R_S \leq 3.9 \text{ k}\Omega \\ &I_{in}{}^{\star} \leq 10 \text{ mA, } R_S \leq 3.9 \text{ k}\Omega \\ &I_{in}{}^{\star} \leq 1 \text{ mA, } R_S \leq 20 \text{ k}\Omega \\ &I_{in}{}^{\star} \leq 10 \text{ mA, } R_S \leq 20 \text{ k}\Omega \end{aligned}$	0.1 1.0 0.5 5.0	1.0 5.0 2.0 20	mV

^{*}I_{in} = Total current injected into all disabled channels.




Figure 6. Typical On Resistance V_{CC} = 2 V




Figure 7. Typical On Resistance V_{CC} = 3 V




Figure 8. Typical On Resistance V_{CC} = 4.5 V




Figure 9. Typical On Resistance V_{CC} = 6 V




Figure 10. Injection Current Coupling Specification




Figure 11. Actual Technology

Requires 32 passive components and one extra 6 V regulator to suppress injection current into a standard 4051 multiplexer




Figure 12. 4851A Solution

Solution by applying the 4851A multiplexer

TEST SETUPS




Figure 13. On Resistance




Figure 14. Maximum Off Channel Leakage Current, Any One Channel




Figure 15. Maximum Off Channel Leakage Current, Common Channel





Figure 16. Maximum On Channel Leakage Current, Channel to Channel



*Includes all probe and jig capacitance.





Figure 17. Propagation Delay, Channel Select to Analog Out



^{*}Includes all probe and jig capacitance.





Figure 18. Propagation Delay, Analog In to Analog Out



*Includes all probe and jig capacitance.




Figure 19. Propagation Delay, Enable to Analog Out




Figure 20. Power Dissipation Capacitance




Figure 21. Diagram of Bipolar Coupling Mechanism

Appears if $V_{\mbox{\scriptsize in}}$ exceeds $V_{\mbox{\scriptsize CC}},$ driving injection current into the substrate




Figure 22. Function Diagram, 4851A




Figure 23. Function Diagram, 4852A

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
MC74HC4851ADG	HC4851AG	SOIC-16	55 Units / Rail
MC74HC4851ADR2G	HC4851AG	SOIC-16	2500 / Tape & Reel
MC74HC4851ADR2G-Q*	HC4851AG	SOIC-16	2500 / Tape & Reel
MC74HC4851ADTR2G	HC48 51A	TSSOP-16	2500 / Tape & Reel
MC74HC4851ADTR2G-Q*	HC48 51A	TSSOP-16	2500 / Tape & Reel
MC74HC4851AMN1TWG-Q*	4851	QFN-16	3000 / Tape & Reel
MC74HC4852ADR2G	HC4852AG	SOIC-16	2500 / Tape & Reel
MC74HC4852ADR2G-Q*	HC4852AG	SOIC-16	2500 / Tape & Reel
MC74HC4852ADTR2G	HC48 52A	TSSOP-16	2500 / Tape & Reel
MC74HC4852ADTR2G-Q*	HC48 52A	TSSOP-16	2500 / Tape & Reel
MC74HCT4851ADR2G	HCT4851AG	SOIC-16	2500 / Tape & Reel
MC74HCT4851ADTR2G	HCT4 851A	TSSOP-16	2500 / Tape & Reel
MC74HCT4851ADTR2G-Q*	HCT4 851A	TSSOP-16	2500 / Tape & Reel
MC74HCT4852ADR2G	HCT4852AG	SOIC-16	2500 / Tape & Reel
MC74HCT4852ADTR2G	HCT4 852A	TSSOP-16	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


^{*-}Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.


PACKAGE DIMENSIONS


SOIC-16 WB CASE 751G ISSUE E

DATE 08 OCT 2021












DETAIL A


NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE.

	MILLIMETERS		
DIM	MIN.	MAX.	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	10.15	10.45	
E	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.53 REF		
١	0.50	0.90	
М	0* 7*		



GENERIC MARKING DIAGRAM*




XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





SOIC-16 CASE 751B-05 **ISSUE K**

DATE 29 DEC 2006

- NOTES:


 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD DESCRIPTION AND BEAUTION AND BEAUTION AND BEAUTION AND BEAUTION AND BEAUTI
- PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- MAXIMUM MOLL PRO INCLUDE DAMBAR PROTRUSION A LLOWAGE NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN MAX		MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27 BSC		0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	




STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.	COLLECTOR		CATHODE		COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #	1	
2.	BASE	2.	ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.			
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.			
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER	12.		12.	COLLECTOR, #3	12.	EMITTER, #3		
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2	RECOMI	MENDED
14.	COLLECTOR		NO CONNECTION		BASE, #4	14.	EMITTER, #2	SOI DERING	FOOTPRINT*
15.	EMITTER		ANODE	15.	EMITTER, #4	15.	BASE, #1	COLDLINIG	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	8	3X
								← 6.	40 →
STYLE 5:		STYLE 6:		STYLE 7:					1
	DRAIN, DYE #1		CATHODE		SOURCE N-CH				16X 1.12 < ➤
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPU	IT)			,
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPU			. 🗀 1	16
4.	DRAIN, #2	4.		4.	GATE P-CH	.,	1	, —	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPU	IT)	_		
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPU		16X		
7.	DRAIN, #4		CATHODE	7.	COMMON DRAIN (OUTPU		0.58		· —
8.	DRAIN, #4	8.		8.	SOURCE P-CH	.,	0.50		
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPU	IT)			
11.	GATE, #3	11.		11.	COMMON DRAIN (OUTPU		-		
12.	SOURCE, #3	12.		12.	COMMON DRAIN (OUTPU				
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	.,			
14.	SOURCE, #2		ANODE	14.	COMMON DRAIN (OUTPU	IT)			
15.	GATE, #1		ANODE	15.	COMMON DRAIN (OUTPU				. PITCH
16.	SOURCE, #1		ANODE		SOURCE N-CH	-,			<u>+-</u> +-
	0001102, #1		7.11022		0001.02 11 011				
								□ 8	9 + - + -
								— -	ı - ↑
									DIMENOIONO, MILLIMETERS
									DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.





TSSOP-16 WB


DATE 19 OCT 2006

NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0 °	8°	0 °	8 °	

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



= Specific Device Code XXXX = Assembly Location Α

= Wafer Lot L = Year = Work Week W G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

