

# Step Down Converter - AOT, Configurable

## 5.0 A NCV6357

The NCV6357 is a synchronous AOT (Adaptive On–time) buck converter optimized to supply the different sub systems of automotive applications post regulation system up to 5 V input. The device is able to deliver up to 5.0 A, with programmable output voltage from 0.6 V to 3.3 V. Operation at up to 2.4 MHz switching frequency allows the use of small components. Synchronous rectification and automatic PFM Pseudo–PWM (PPWM) transitions improve overall solution efficiency. The NCV6357 is in low profile  $3.0 \times 4.0$  mm DFN–14 package.

#### **Features**

- Input Voltage Range from 2.5 V to 5.5 V: Battery, 3.3 V and 5.0 V Rail Powered Applications
- Power Capability:  $3.0 \text{ A T}_A = 105^{\circ}\text{C} 5.0 \text{ A T}_A = 85^{\circ}\text{C}$
- Programmable Output Voltage: 0.6 V to 3.3 V in 12.5 mV Steps
- Up to 2.4 MHz Switching Frequency with On Chip Oscillator
- Uses 330 nH Inductor and at Least 22 μF Capacitors for Optimized Footprint and Solution Thickness
- PFM/PPWM Operation for Optimum Efficiency
- Low 60 μA Quiescent Current
- I<sup>2</sup>C Control Interface with Interrupt and Dynamic Voltage Scaling Support
- Enable / VSEL Pins, Power Good / Interrupt Signaling
- Thermal Protections and Temperature Management
- Transient Load Helper: Share the Same Rail with another Rail
- $3.0 \times 4.0 \text{ mm} / 0.5 \text{ mm}$  Pitch DFN 14 Package
- AEC-Q100 Qualified and PPAP Capable

#### **Typical Applications**

- Snap Dragon
- Automotive POL
- Instrumentation, Clusters
- Infotainment
- ADAS System (Vision, Radar)




Figure 1. Typical Application Circuit

#### WDFNW14 4x3, 0.5P CASE 511CM

#### MARKING DIAGRAM




XX = A: 1.80 V /1.10 V = B: 0.90 V / 1.00 V = C: 1.80 V /1.10 V = D: 1.25 V / 1.25 V = F: 1.00 V / 1.10 V A = Assembly Location Y = Year WW = Work Week

■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**

(Top View) 14– Pin 0.50 mm pitch DFN



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 32 of this data sheet.




Figure 2. Simplified Block Diagram




Figure 3. Pin Out (Top View)

#### PIN FUNCTION DESCRIPTION

Pin	Name	Туре	Description				
REFERENCE							
4	AVIN	Analog Input	Analog Supply. This pin is the device analog and digital supply. Could be connected directly to the VIN plane with a dedicated 4.7 $\mu$ F ceramic capacitor. Must be equal to PVIN				
15	AGND	Analog Ground	Analog Ground. Analog and digital modules ground. Must be connected to the system ground				
CONTROL AND SERIAL INTERFACE							
14	EN	Digital Input	Enable Control. Active high will enable the part. There is an internal pull down resistor on this pin				
13	VSEL	Digital Input	Output voltage / Mode Selection. The level determines which of two programmable configurations to utilize (operating mode / output voltage). There is an internal pull down resistor on this pin; could be left open if not used				
3	PG	Digital Output	Power Good Indicator open drain output. Must be connected to the ground plane if not used				
1	SCL	Digital Input	I <sup>2</sup> C interface <b>Clock</b> line. There is an internal pull down resistor on this pin; could be left open if not used				
12	SDA	Digital Input/Output	I <sup>2</sup> C interface Bi-directional <b>Data</b> line. There is an internal pull down resistor on this pin; could be left open if not used				
DC TO DC C	ONVERTER						
8, 9	PVIN	Power Input	Switch Supply. These pins must be decoupled to ground by at least a 10 $\mu$ F ceramic capacitor. It should be placed as close as possible to these pins. All pins must be used with short heavy connections. Must be equal to AVIN				
5, 6, 7	SW	Power Output	Switch Node. These pins supply drive power to the inductor. Typical application uses 0.33 $\mu$ H inductor; refer to application section for more information. All pins must be used with short heavy connections				
10, 11	PGND	Power Ground	Switch Ground. This pin is the power ground and carries the high switching current. High quality ground must be provided to prevent noise spikes. To avoid high-density current flow in a limited PCB track, a local ground plane that connects all PGND pins together is recommended. Analog and power grounds should only be connected together in one location with a trace				
2	VOUT	Analog Input	Feedback Voltage input. Must be connected to the output capacitor positive terminal with a trace, not to a plane. This is the positive input to the error amplifier				

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Analog and power pins (Note 1):  AVIN, PVIN, SW, PG, VOUT, DC non switching  PVIN-PGND pins, transient 3 ns – 2.4 MHz	V <sub>A</sub>	- 0.3 to + 6.0 -0.3 to +7.5	V
I <sup>2</sup> C pins: SDA, SCL	V <sub>I</sub> <sup>2</sup> <sub>C</sub>	- 0.3 to + 6.0	V
Digital pins : EN, VSEL Input Voltage Input Current	V <sub>DG</sub> I <sub>DG</sub>	$-0.3$ to $V_A + 0.3 \le 6.0$	V mA
Human Body Model (HBM) ESD Rating (Note 2)	ESD HBM	2500	V
Charged Device Model (CDM) ESD Rating (Note 2)	ESD CDM	2000	V
Latch Up Current: (Note 3) Digital Pins All Other Pins	I <sub>LU</sub>	100 100	mA
Storage Temperature Range	T <sub>STG</sub>	– 65 to + 150	°C
Maximum Junction Temperature	T <sub>JMAX</sub>	-40 to +150	°C
Moisture Sensitivity (Note 4)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Refer to ELECTRICAL CHĂRACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.
- This device series contains ESD protection and passes the following ratings: Human Body Model (HBM) ±2.5 kV per JEDEC standard: JESD22 – A114.
   Charged Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22–C101 Class IV
- 3. Latch up Current per JEDEC standard: JESD78 class II.
- 4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
AV <sub>IN,</sub> PV <sub>IN</sub>	Power Supply	AV <sub>IN</sub> = PV <sub>IN</sub>	2.5		5.5	V
TJ	Junction Temperature Range (Note 6)		- 40	25	+125	°C
$R_{\theta JA}$	Thermal Resistance Junction to Ambient (Note 7)	DFN-14 on Demo-board	-	30	-	°C/W
P <sub>D</sub>	Power Dissipation Rating (Note 8)	$T_A \le 105^{\circ}C$ , $R_{\theta JA} = 30^{\circ}C/W$	-	666	-	mW
		$T_A \le 85^{\circ}C$ $R_{\theta JA} = 30^{\circ}C/W$	-	1333	-	mW
		$T_A = 65^{\circ}C$ $R_{\theta JA} = 30^{\circ}C/W$	-	2000	-	mW
L	Inductor for DC to DC converter (Note 5)		0.15	0.33	0.47	μΗ
Со	Output Capacitor for DC to DC Converter (Note 5)		15	-	200	μF
Cin	Input Capacitor for DC to DC Converter (Note 5)	Per 1.0 A of I <sub>OUT</sub>	6.0	10.0	_	μF

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 5. Including de-ratings (Refer to the Application Information section of this document for further details)
- 6. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.
- 7. The R<sub>0JA</sub> is dependent of the PCB heat dissipation. Board used to drive this data was a NCV6357EVB board. It is a multilayer board with 1-once internal power and ground planes and 2-once copper traces on top and bottom of the board.
- 8. The maximum power dissipation (PD) is dependent on input voltage, maximum output current, pcb stack up and layout, and external components selected.

#### **ELECTRICAL CHARACTERISTICS** (Note 9)

Min and Max Limits apply for  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , AVIN = PVIN = 3.3 V and default configuration, unless otherwise specified. Typical values are referenced to  $T_A = +25^{\circ}\text{C}$ , AVIN = PVIN = 3.3 V and default configuration, unless otherwise specified.

DCDC active in Forced PPWM no load  DCDC active in Auto mode no load – minimal switching  Product in sleep mode V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  EN, VSEL and Sleep_Mode low, No I <sup>2</sup> C pull up V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  (Note 11, 12)   peak[10] = 00   lpeak[10] = 01   lpeak[10] = 10   lpeak[10] = 11    Forced PPWM mode, No load	2.5 0 0 0 0 -1.5	22 60 5 0.8	25 90 10 3 5.5 4.0 4.5 5.0	mA μA μA V A
PPWM no load  DCDC active in Auto mode no load – minimal switching  Product in sleep mode V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  EN, VSEL and Sleep_Mode low, No I <sup>2</sup> C pull up V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  (Note 11, 12) lpeak[10] = 00 lpeak[10] = 01 lpeak[10] = 10 lpeak[10] = 11  Forced PPWM mode, No	2.5 0 0 0	60 5 0.8	90 10 3 5.5 3.5 4.0 4.5	μΑ μΑ μΑ
no load – minimal switching  Product in sleep mode  V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  EN, VSEL and Sleep_Mode low, No I <sup>2</sup> C pull up  V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  (Note 11, 12) lpeak[10] = 00 lpeak[10] = 01 lpeak[10] = 11  Forced PPWM mode, No	2.5 0 0 0	5 0.8	10 3 5.5 3.5 4.0 4.5	μA μA
V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  EN, VSEL and Sleep_Mode low, No I <sup>2</sup> C pull up  V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  (Note 11, 12)  Ipeak[10] = 00  Ipeak[10] = 01  Ipeak[10] = 10  Ipeak[10] = 11  Forced PPWM mode, No	2.5 0 0 0	- - - -	3 5.5 3.5 4.0 4.5	μA
Iow, No I <sup>2</sup> C pull up  V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C  (Note 11, 12)  Ipeak[10] = 00  Ipeak[10] = 01  Ipeak[10] = 10  Ipeak[10] = 11  Forced PPWM mode, No	0 0 0 0	- - - -	5.5 3.5 4.0 4.5	V
(Note 11, 12)	0 0 0 0	- - -	3.5 4.0 4.5	
	0 0 0 0	- - -	3.5 4.0 4.5	
	0 0 0 0	- - -	3.5 4.0 4.5	
	0 0 0	- - -	4.0 4.5	A
• · · · · · · · · · · · · · · · · · · ·	-1.5			
		_	1.5	%
Forced PPWM mode, I <sub>OUT</sub> up to I <sub>OUTMAX</sub> (Note 11)	-2	-	2	
Auto mode, I <sub>OUT</sub> up to I <sub>OUTMAX</sub> (Note 11)	-3	-	2	
	2.16	2.4	2.64	MHz
Channel MOSFET On Resistance From PVIN to SW V <sub>IN</sub> = 5.0 V		39	60	mΩ
nce From SW to PGND V <sub>IN</sub> = 5.0 V	-	32	45	mΩ
Open loop - Ipeak[10] = 00 Open loop - Ipeak[10] = 01 Open loop - Ipeak[10] = 10 Open loop - Ipeak[10] = 11	4.6 5.2 5.6 6.2	5.2 5.8 6.2 6.8	5.8 6.4 6.8 7.4	A
	_	1.4	_	Α
I <sub>OUT</sub> from 0 A to I <sub>OUTMAX</sub> Forced PPWM mode	-	5	-	mV
$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ Forced PPWM mode	-	6	-	mV
$t_r = t_f = 100 \text{ ns}$ Load step 1.5 A	-	±20	-	mV
$t_r = t_f = 10 \ \mu s$ Line step 3.0 V / 3.6 V	-	±20	-	mV
	-	100	-	%
Time from EN transitions from Low to High to 90% of Output Voltage (DVS[10] = 00b), VOUT = 1.10 V	-	100	130	μs
	_	12	25	Ω
	Iout up to Ioutmax (Note 11)  Auto mode, Iout up to Ioutmax (Note 11)  Ice From PVIN to SW $V_{IN} = 5.0 \text{ V}$ Ice From SW to PGND $V_{IN} = 5.0 \text{ V}$ Open loop – Ipeak[10] = 00 Open loop – Ipeak[10] = 01 Open loop – Ipeak[10] = 10 Open loop – Ipeak[10] = 11  Iout from 0 A to Ioutmax Forced PPWM mode  2.5 V $\leq$ V <sub>IN</sub> $\leq$ 5.5 V Forced PPWM mode $t_r = t_f = 100 \text{ ns}$ Load step 1.5 A $t_r = t_f = 10 \text{ µs}$ Line step 3.0 V / 3.6 V  Time from EN transitions from Low to High to 90% of Output Voltage (DVS[10] = 00b),	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

#### **ELECTRICAL CHARACTERISTICS** (Note 9)

Min and Max Limits apply for  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , AVIN = PVIN = 3.3 V and default configuration, unless otherwise specified. Typical values are referenced to  $T_A = +25^{\circ}C$ , AVIN = PVIN = 3.3 V and default configuration, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
EN, VSEL		1	1	1	1	I
V <sub>IH</sub>	High input voltage		1.05	-	-	V
V <sub>IL</sub>	Low input voltage		-	-	0.4	V
T <sub>FTR</sub>	Digital input X Filter	EN, VSEL rising and falling DBN_Time = 01 (Note 11)	0.5	-	4.5	μs
I <sub>PD</sub>	Digital input X Pull-Down (input bias current)	For EN and VSEL pins	-	0.05	1.00	μΑ
PG (OPTIONA	L)	•	•	1	1	1
$V_{PGL}$	Power Good Threshold	Falling edge as a percentage of nominal output voltage	86	90	94	%
V <sub>PGHYS</sub>	Power Good Hysteresis		0	3	5	%
T <sub>RT</sub>	Power Good Reaction Time for DCDC	Falling (Note 11) Rising (Note 11)	- 3.5	1.0	_ 14	μS
V <sub>PGL</sub>	Power Good low output voltage	I <sub>PG</sub> = 5 mA	_	-	0.2	V
PG <sub>LK</sub>	Power Good leakage current	3.3V at PG pin when power good valid	-	-	100	nA
$V_{PGH}$	Power Good high output voltage	Open drain	-	-	5.5	V
I <sup>2</sup> C			•	•	•	•
V <sub>I</sub> <sup>2</sup> CINT	High level at SCL/SCA line		1.7	-	4.5	V
V <sub>I</sub> <sup>2</sup> CIL	SCL, SDA low input voltage	SCL, SDA pin	-	-	0.4	V
V <sub>I</sub> <sup>2</sup> CIH	SCL high input voltage	SCL pin (Note 10, 11)	1.6	-	-	V
	SDA high input voltage	SDA pin (Note 10, 11)	1.2	-	-	
V <sub>I</sub> <sup>2</sup> COL	SDA low output voltage	I <sub>SINK</sub> = 3 mA	_	-	0.4	V
F <sub>SCL</sub>	I <sup>2</sup> C clock frequency	(Note 11)	-	-	3.4	MHz
TOTAL DEVIC	E					
V <sub>UVLO</sub>	Under Voltage Lockout	V <sub>IN</sub> falling	-	-	2.5	V
V <sub>UVLOH</sub>	Under Voltage Lockout Hysteresis	V <sub>IN</sub> rising	60	-	200	mV
T <sub>SD</sub>	Thermal Shut Down Protection		-	150	-	°C
T <sub>WARNING</sub>	Warning Rising Edge		-	135	-	°C
T <sub>PWTH</sub>	Pre-Warning Threshold	I <sup>2</sup> C default value	_	105	-	°C
T <sub>SDH</sub>	Thermal Shut Down Hysteresis		-	30	-	°C
T <sub>WARNINGH</sub>	Thermal warning Hysteresis		-	15	-	°C
T <sub>PWTH H</sub>	Thermal pre-warning Hysteresis		-	6	-	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>9.</sup> Refer to the Application Information section of this data sheet for more details.


<sup>10.</sup> Devices that use non-standard supply voltages which do not conform to the intent I<sup>2</sup>C bus system levels must relate their input levels to the V<sub>DD</sub> voltage to which the pull-up resistors R<sub>P</sub> are connected.

<sup>11.</sup> Guaranteed by design and characterized.

<sup>12.</sup> Junction temperature must be maintained below 125°C. Output load current capability depends on the application thermal capability.

### TYPICAL OPERATING CHARACTERISTICS $\text{AV}_{\text{IN}} = \text{PV}_{\text{IN}} = 3.3 \text{ V}, \, \text{T}_{\text{J}} = +25^{\circ}\text{C}$

 $DCDC = 1.80 \text{ V}, I_{PEAK} = 6.8 \text{ A (UNLESS OTHERWISE NOTED)}. \ L = 0.33 \text{ MH DFE} \\ 252012F - C_{OUT} = 2 \text{ X } 22 \text{ MF } 0603, C_{IN} = 4.7 \text{ MF } 0603.$ 






Figure 10. Efficiency vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.80 V




Figure 13. Efficiency vs  $I_{LOAD}$  and Temperature  $V_{OUT}$  = 1.80 V




Figure 11. Efficiency vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 0.60 V




Figure 12. Efficiency vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.10 V




Figure 15. Efficiency vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.25 V




Figure 14. Efficiency vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 3.30 V




Figure 17.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.80 V




Figure 20.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 0.600 V




Figure 19.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.25 V




Figure 18.  $V_{OUT}$  Accuracy vs  $V_{IN}$  and Temperature  $V_{OUT}$  = 1.80 V




Figure 21.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.10 V




Figure 16.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 3.3 V




Figure 22. HSS R<sub>ON</sub> vs V<sub>IN</sub> and Temperature




Figure 27. LSS R<sub>ON</sub> vs V<sub>IN</sub> and Temperature




Figure 23.  $I_{\text{OFF}}$  vs  $V_{\text{IN}}$  and Temperature




Figure 24.  $I_{\mbox{\scriptsize SLEEP}}$  vs  $V_{\mbox{\scriptsize IN}}$  and Temperature




Figure 25.  $I_{Q PFM}$  vs  $V_{IN}$  and Temperature  $V_{OUT}$  = 1.25 V






Figure 26.  $I_{Q\ PPWM}$  vs  $V_{IN}$  and Temperature  $V_{OUT}$  = 1.25 V



1000 800 600 Iswop (mA) 400 200 Enter PWM Exit PWM 0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 Vin (V)

Figure 28. Switchover Point V<sub>OUT</sub> = 1.15 V

Figure 29. Switchover Point V<sub>OUT</sub> = 1.4 V







Figure 30. Switching Frequency vs  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.10 V

Figure 31. Switching Frequency vs  $I_{LOAD}$  and Temperature  $V_{OUT}$  = 1.10 V






Figure 32. Ripple

Figure 33. Normal Power Up, V<sub>OUT</sub> = 1.15 V DVS[1..0] = 00




Figure 34. Transient load 0.05 to 1.5 A Transient line 3.0 – 3.6 V Auto mode




Figure 35. Transient load 0.05 to 1.5 A Transient line 3.6 – 3.0 V Auto mode




Figure 36. Transient load 0.05 to 1.5 A Transient line 3.0 – 3.6 V Forced PPW




Figure 37. Transient load 0.05 to 1.5 A Transient line 3.6 – 3.0 V Forced PPWM




Figure 38. Transient load 1.0 to 2.5 A




Figure 39. Transient load 2.0 to 3.5 A

#### **DETAILED OPERATING DESCRIPTION**

#### **DETAILED DESCRIPTIONS**

The NCV6357 is voltage mode stand-alone DC to DC converter optimized to supply different sub systems of automotive applications post regulation system up to 5 V input. It can deliver up to 5 A at an I<sup>2</sup>C selectable voltage ranging from 0.6 V to 3.3 V. The switching frequency up to 2.4 MHz allows the use of small output filter components. Power Good indicator and Interrupt management are available. Operating modes, configuration, and output power can be easily selected either by using digital I/O pins or by programming a set of registers using an I<sup>2</sup>C compatible interface capable of operation up to 3.4 MHz.

Default I<sup>2</sup>C settings are factory programmable.

#### **DC to DC Converter Operation**

The converter integrates both high side and low side (synchronous) switches. Neither external transistors nor diodes are required for NCV6357 operation. Feedback and compensation network are also fully integrated.

It uses the AOT (Adaptive On–Time) control scheme and can operate in two different modes: PFM and PPWM (Pseudo–PWM). The transition between modes can occur automatically or the switcher can be placed in forced PPWM mode by I<sup>2</sup>C programming (PPWMVSEL0 / PPWMVSEL1 bits of COMMAND register).

## PPWM (Pseudo Pulse Width Modulation) Operating Mode

In medium and high load conditions, NCV6357 operates in PPWM mode to regulate the desired output voltage. In this mode, the inductor current is in CCM (Continuous Conduction Mode) and the AOT guaranties a pseudo-fixed frequency with 10% accuracy. The internal N-MOSFET switch operates as synchronous rectifier and is driven complementary to the P-MOSFET switch.

#### PFM (Pulse Frequency Modulation) Operating Mode

In order to save power and improve efficiency at low loads, the NCV6357 operates in PFM mode as the inductor current drops into DCM (Discontinuous Conduction Mode). The upper FET on–time is kept constant and the switching frequency becomes proportional to the loading current. As it does in PPWM mode, the internal N–MOSFET operates as a synchronous rectifier after each P–MOSFET on–pulse until there is no longer current in the coil.

When the load increases and the current in the inductor become continuous again, the controller automatically turns back to PPWM mode.

#### Forced PPWM

The NCV6357 can be programmed to only use PPWM and the transition to PFM can be disabled if so desired, thanks to the PPWMVSEL0 or PPWMVSEL1 I2C bits (COMMAND register).

#### **Output Stage**

NCV6357 is a 3.5 A to 5.0 A output current capable DC to DC converter with both high side and low side (synchronous) switches integrated.

#### **Inductor Peak Current Limitation / Short Protection**

During normal operation, peak current limitation monitors and limits the inductor current by checking the current in the P-MOSFET switch. When this current exceeds the Ipeak threshold, the P-MOSFET is immediately opened.

To protect again excessive load or short circuit, the number of consecutive Ipeak is counted. When the counter reaches 16, the DCDC is powered down during about 2 ms and the ISHORT interrupt is flagged. It will re-start following the REARM bit in the LIMCONF register:

- If REARM = 0, then NCV6357 does not re-start automatically, an EN pin toggle is required
- If REARM = 1, NCV6357 re-starts automatically after the 2 ms with register values set prior the fault condition

This current limitation is particularly useful to protect the inductor. The peak current can be set by writing IPEAK[1..0] bits in the LIMCONF register.

Table 1. IPEAK VALUES

IPEAK[10]	Inductor Peak Current (A)
00	5.2 – for 3.5 output current
01	5.8 – for 4.0 output current
10	6.2 – for 4.5 output current
11	6.8 – for 5.0 output current

To protect the low side switch, the negative current protection limits potential excessive current from output.

#### **Output Voltage**

The output voltage is set internally by an integrated resistor bridge and no extra components are needed to set the output voltage. Writing in the VoutVSEL0[7..0] bits of the PROGVSEL0 register or VoutVSEL1[7..0] bits of the PROGVSEL1 register will change the output voltage. The output voltage level can be programmed by 12.5 mV steps between 0.6 V to 3.3 V. The VSEL pin and VSELGT bit will determine which register between PROGVSEL0 and PROGVSEL1 will set the output voltage.

- If VSELGT = 1 AND VSEL = 0 → Output voltage is set by VoutVSEL0[7..0] bits (PROGVSEL0 register)
- Else → Output voltage is set by VoutVSEL1[7..0] bits (PROGVSEL1 register)

#### **Under Voltage Lock Out (UVLO)**

NCV6357 core does not operate for voltages below the Under Voltage Lock Out (UVLO) level. Below the UVLO threshold, all internal circuitry (both analog and digital) is held in reset. NCV6357 operation is guaranteed down to UVLO as the battery voltage is dropping off. To avoid erratic on / off behavior, a maximum 200 mV hysteresis is implemented. Restart is guaranteed at 2.7 V when the VBAT voltage is recovering or rising.

#### **Thermal Management**

#### Thermal Shut Down (TSD)

Battery monitoring for UVLO and Overvoltage Protectione thermal capability of the NCV6357 can be exceeded due to the step down converter output stage power level.. A thermal protection circuitry with associated interrupt is therefore implemented to prevent the IC from damage. This protection circuitry is only activated when the core is in active mode (output voltage is turned on). During thermal shut down, output voltage is turned off.

During thermal shut down, the output voltage is turned off.

When NCV6357 returns from thermal shutdown, it can re-start in 2 different configurations depending on the REARM bit in the LIMCONF register (refer to the register description section):

- If REARM = 0 then NCV6357 does not re-start after TSD. To restart, an EN pin toggle is required
- If REARM = 1, NCV6357 re-starts with register values set prior to thermal shutdown

The thermal shut down threshold is set at 150°C (typical) and a 30°C hysteresis is implemented in order to avoid erratic on / off behavior. After a typical 150°C thermal shut down, NCV6357 will resume to normal operation when the die temperature cools to 120°C.

#### Thermal Warnings

In addition to the TSD, the die temperature monitoring circuitry includes a thermal warning and thermal pre-warning sensor and interrupts. These sensors can inform the processor that NCV6357 is close to its thermal shutdown and preventive measures to cool down die temperature can be taken by software.

The Warning threshold is set by hardware to 135°C typical. The Pre–Warning threshold is set by default to 105°C but it can be changed by setting the TPWTH[1..0] bits in the LIMCONF register.

#### **Active Output Discharge**

To make sure that no residual voltage remains in the power supply rail when disabled, an active discharge path can ground the NCV6357 output voltage. For maximum flexibility, this feature can be easily disabled or enabled with the DISCHG bit in the PGOOD register. By default the

discharge path is enabled and is activated during the first 100 µs after battery insertion.

#### Enabling

The EN pin controls NCV6357 start up. EN pin Low to High transition starts the power up sequencer. If EN is low, the DC to DC converter is turned off and device enters:

- Sleep Mode if Sleep\_Mode I<sup>2</sup>C bit is high or VSEL is high or I<sup>2</sup>C pull up present
- Off Mode if Sleep\_Mode I<sup>2</sup>C bit and VSEL are low and no I<sup>2</sup>C pull up

When EN pin is set to a high level, the DC to DC converter can be enabled / disabled by writing the ENVSEL0 or ENVSEL1 bit of the COMMAND registers:

- Enx I<sup>2</sup>C bit is high, the DC to DC converter is activated.
- Enx I2C is low, the DC to DC converter is turned off and the device enters in Sleep Mode.

A built in pull down resistor disables the device when this pin is left unconnected or not driven. EN pin activity does not generate any digital reset.

#### Power Up Sequence (PUS)

In order to power up the circuit, the input voltage AVIN has to rise above the VUVLO threshold. This triggers the internal core circuitry power up which is the "Wake Up Time" (including "Bias Time").

This delay is internal and cannot be bypassed. EN pin transition within this delay corresponds to the "Initial power up sequence" (IPUS):




Figure 40. Initial Power Up Sequence

In addition a user programmable delay will also take place between the Wake Up Time and the Init time: The DELAY[2..0] bits of the TIME register will set this user programmable delay with a 2 ms resolution. With default delay of 0 ms, the NCV6357 IPUS takes roughly 100  $\mu$ s, and the DC to DC converter output voltage will be ready within 150  $\mu$ s.

The power up output voltage is defined by the VSEL state.

NOTE: During the Wake Up time, the I<sup>2</sup>C interface is not active. Any I<sup>2</sup>C request to the IC during this time period will result in a NACK reply.

Normal, Quick and Fast Power Up Sequence

The previous description applies only when the EN transitions during the internal core circuitry power up (Wake up and calibration time). Otherwise 3 different cases are possible:

- Enabling the part by setting the EN pin from Off Mode will result in "Normal power up sequence" (NPUS, with DELAY;[2..0])
- Enabling the part by setting the EN pin from Sleep Mode will result in "Quick power up sequence" (QPUS, with DELAY;[2..0])
- Enabling the DC to DC converter, whereas EN is already high, either by setting the ENVSEL0 or ENVSEL1 bits or by VSEL pin transition will results in "Fast power up sequence" (FPUS, without DELAY[2..0])




Figure 41. Normal Power Up Sequence




Figure 42. Quick Power Up Sequence




Figure 43. Fast Power Up Sequence

In addition the delay set in DELAY[2..0] bits in TIME register will apply only for the EN pins turn ON sequence (NPUS and QPUS).

The power up output voltage is defined by VSEL state.

#### DC to DC Converter Shut Down

When shutting down the device, no shut down sequence is required. The output voltage is disabled and, depending on the DISCHG bit state of the PGOOD register, the output may be discharged.

DC to DC converter shutdown is initiated by either grounding the EN pin (Hardware Shutdown) or, depending on the VSEL internal signal level, by clearing the ENVSEL0 or ENVSEL1 bits (Software shutdown) in the PROGVSEL0 or PROGVSEL1 registers.

In hardware shutdown (EN = 0), the internal core is still active and  $I^2C$  accessible.

The internal core of the NCV6357 shuts down when AVIN falls below UVLO.

#### **Dynamic Voltage Scaling (DVS)**

The NCV6357 supports dynamic voltage scaling (DVS) allowing the output voltage to be reprogrammed via I<sup>2</sup>C commands and provides the different voltages required by the processor. The change between set points is managed in a smooth fashion without disturbing the operation of the processor.

When programming a higher voltage, the output raises with controlled dV/dt defined by DVS[1..0] bits in the TIME register. When programming a lower voltage the output voltage will decrease accordingly. The DVS step is fixed and the speed is programmable.

The DVS sequence is automatically initiated by changing the output voltage settings. There are two ways to change these settings:

- Directly change the active setting register value (VoutVSEL0[7..0] of the PROGVSEL0 register or VoutVSEL1[7..0] of the PROGVSEL1 register) via an I<sup>2</sup>C command
- Change the VSEL internal signal level by toggling the VSEL pin

The second method eliminates the I<sup>2</sup>C latency and is therefore faster.

The DVS transition mode can be changed with the DVSMODE bit in the COMMAND register:

• In forced PPWM mode when accurate output voltage control is needed. Rise and fall time are controlled with the DVS[1..0] bits



Figure 44. DVS in Forced PPWM Mode Diagram



Figure 45. DVS in Auto Mode Diagram

#### Power Good Pin

To indicate the output voltage level is established, a power good signal is available on PG pin. The power good signal is low when the DC to DC converter is off. Once the output voltage reaches 93% of the expected output level, the power good logic signal becomes high and the open drain output becomes high impedance.

During operation, when the output drops below 90% of the programmed level, the power good logic signal goes low, indicating a power failure. When the voltage rises again to above 93%, the power good signal goes high again.

During a DVS sequence, the Power Good signal is set low during the transition and goes back to high once the transition is completed.

The Power Good signal during normal operation can be disabled by clearing the PGDCDC bit in the PGOOD register.

The Power Good operation during DVS can be activated with PGDVS bit of the PGOOD register.




Figure 46. Power Good signal when PGDCDC = 1




Figure 47. Power Good during DVS Transition PGDVS = 1

#### Power Good Delay

In order to generate a Reset signal, a delay can be programmed between when the output voltage gets 93% of its final value and when the Power Good pin is released to a high level.




Figure 48. Power Good Operation

#### **Digital IO Settings**

VSEL pin

By changing VSEL pin levels, the user has a latency free way to change NCV6357 configuration: operating mode (Auto or PWM forced), the output voltage as well as enable.

**Table 2. VSEL PIN PARAMETERS** 

Parameter VSEL Pin Can Set	REGISTER VSEL = LOW	REGISTER VSEL = HIGH
ENABLE	ENVSEL0 COMMAND[3]	ENVSEL1 COMMAND[2]
VOUT	VoutVSEL0[70]	VoutVSEL1[70]
OPERATING MODE (Auto / PPWM Forced)	PWMVSEL0 COMMAND[7]	PWMVSEL1 COMMAND[6]

VSEL pin action can be masked by writing 0 to the VSELGT bit in the COMMAND register. In that case I<sup>2</sup>C bit corresponding to VSEL high will be taken into account.

#### EN pin

The EN pin can be gated by writing the ENVSEL0 or ENVSEL1 bits of the COMMAND register, depending on which register is activated by the VSEL internal signal.

#### Interrupt (Optional)

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected (dual edge monitoring).

**Table 3. INTERUPT SOURCES** 

Interrupt Name	Description
TSD	Thermal Shut Down
TWARN	Thermal Warning
TPREW	Thermal Pre-Warning
UVLO	Under Voltage Lock Out
IDCDC	DC to DC converter Current Over / below limit
ISHORT	DC to DC converter Short-Circuit Protection
PG	Power Good

Individual bits generating interrupts will be set to 1 in the INT\_ACK register (I<sup>2</sup>C read only registers), indicating the interrupt source. INT\_ACK register is automatically reset by an I<sup>2</sup>C read. The INT\_SEN register (read only register) contains real time indicators of interrupt sources.

When the host reads the INT\_ACK registers the interrupt register INT\_ACK is cleared.




Figure 49. TWARN Interrupt Operation Example

#### Configurations

Default output voltages, enables, DCDC modes, current limit and other parameters can be factory programmed upon request. Below is the default configurations pre-defined:

**Table 4. NCV6357 CONFIGURATION** 

Configuration	5.0 A NCV6357A	5.0 A NCV6357B	5.0 A NCV6357C	5.0 A NCV6357D	5.0 A NCV6357F
Default I <sup>2</sup> C address PID product identification RID revision identification FID feature identification	ADD1 - 14h: 0010100R/W 21h Metal 00h	ADD2 – 18h: 0011000R/W 21h Metal 01h	ADD1 – 14h: 0010100R/W 21h Metal 00h	ADD2 - 18h: 0011000R/W 21h Metal 08h	ADD4 - 60h: 1100100R/W 21h Metal 04h
Default VOUT - VSEL = 1	1.10 V	1.00 V	1.10 V	1.25 V	1.1 V
Default VOUT - VSEL = 0	1.80 V	0.90 V	1.80 V	1.25 V	1.0 V
Default MODE – VSEL = 1	Auto mode	Forced PPWM	Auto mode	Auto mode	Forced PPWM
Default MODE – VSEL = 0	Forced PPWM				
Default IPEAK	6.8 A				
Discharge path	Activated	Activated	Not Activated	Activated	Activated
DVS	6.25 mV/2.666 μs	6.25 mV/0.666 μs	6.25 mV/2.666 μs	6.25 mV/0.666 μs	6.25 mV/0.666 μs
OPN	NCV6357MTWAT XG	NCV6357MTWB TXG	NCV6357MTWC TXG	NCV6357MTWD TXG	NCV6357MTWF TXG
Marking	6357A	6357B	6357C	6357D	6357F

#### I<sup>2</sup>C Compatible Interface

NCV6357 can support a subset of the I<sup>2</sup>C protocol as detailed below.

#### I<sup>2</sup>C Communication Description




Figure 50. General Protocol Description

The first byte transmitted is the Chip address (with the LSB bit set to 1 for a read operation, or set to 0 for a Write operation). The following data will be:

- During a Write operation, the register address (@REG) is written in followed by the data. The writing process is auto-incremental, so the first data will be written in @REG, the contents of @REG are incremented and the next data byte is placed in the location pointed to by @REG + 1 ..., etc
- During a Read operation, the NCV6357 will output the data from the last register that has been accessed by the last write operation. Like the writing process, the reading process is auto-incremental.

#### **Read Sequence**

The Master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop then start or a Repeated Start will initiate the read transaction from the register address the initial write transaction has pointed to:




Figure 51. Read Sequence

The first WRITE sequence will set the internal pointer to the register that is selected. Then the read transaction will start at the address the write transaction has initiated.

#### **Write Sequence**

Write operation will be achieved by only one transaction. After chip address, the REG address has to be set, then following data will be the data we want to write in REG, REG + 1, REG + 2, ..., REG + n.

Write n Registers:




Figure 52. Write Sequence

#### Write then Read Sequence

With Stop Then Start




Figure 53. Write Followed by Read Transaction

#### I<sup>2</sup>C Address

The NCV6357 has 8 available I<sup>2</sup>C addresses selectable by factory settings (ADD0 to ADD7). Different address settings can be generated upon request to **onsemi**. See Table 5 (NCV6357 Configuration) for the default I<sup>2</sup>C address.

#### Table 5. I2C ADDRESS

I <sup>2</sup> C Address	Hex	A7	A6	A5	A4	А3	A2	A1	A0
ADD0	W 0x20 R 0x21	0	0	1	0	0	0	0	R/W
	Add			•	0x10		•	•	-
ADD1	W 0x28 R 0x29	0	0	1	0	1	0	0	R/W
	Add	0x14						-	
ADD2	W 0x30 R 0x31	0	0	1	1	0	0	0	R/W
	Add				0x18				-
ADD3	W 0x38 R 0x39	0	0	1	1	1	0	0	R/W
	Add	0x1C							-
ADD4	W 0xC0 R 0xC1	1	1	0	0	0	0	0	R/W
	Add	0x60						-	
ADD5	W 0xC8 R 0xC9	1	1	0	0	1	0	0	R/W
	Add	0x64							-
ADD6	W 0xD0 R 0xD1	1	1	0	1	0	0	0	R/W
	Add			•	0x68	•	•	•	-
ADD7	W 0xD8 R 0xD9	1	1	0	1	1	0	0	R/W
	Add			•	0x6C	•	•	-	-

#### **Register Map**

The tables below describe the I<sup>2</sup>C registers.

Registers / Bits Operations:

R Read only register
RC Read then Clear
RW Read and Write register

Reserved Address is reserved and register / bit is not physically designed

#### Table 6. I<sup>2</sup>C REGISTERS MAP CONFIGURATION (NCV6357A)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	01h	Sense register (real time status)
02h	-	-	-	Reserved for future use
03h	PID	R	20h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	00h	Features Identification (trim)
06h to 11h	-	-	-	Reserved for future use
12h	PGOOD	RW	11h	Power good and active discharge settings (trim)
13h	TIME	RW	19h	Enabling and DVS timings (trim)
14h	COMMAND	RW	8Dh	Enabling and Operating mode Command register (trim)
15h	-	-	-	Reserved for future use
16h	LIMCONF	RW	E3h	Reset and limit configuration register (trim)
17h	PROGVSEL1	RW	28	Output voltage settings for VSEL pin = High (trim)
18h	PROGVSEL0	RW	60	Output voltage settings for VSEL pin = Low (trim)
19h to 26h	-	-	-	Reserved for future use
27h to FFh	_		_	Reserved. Test Registers

#### Table 7. I<sup>2</sup>C REGISTERS MAP CONFIGURATION (NCV6357B)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	01h	Sense register (real time status)
02h	-	_	-	Reserved for future use
03h	PID	R	20h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	00h	Features Identification (trim)
06h to 11h	-	-	=	Reserved for future use
12h	PGOOD	RW	11h	Power good and active discharge settings (trim)
13h	TIME	RW	09h	Enabling and DVS timings (trim)
14h	COMMAND	RW	CD	Enabling and Operating mode Command register (trim)
15h	-	-	=	Reserved for future use
16h	LIMCONF	RW	E3h	Reset and limit configuration register (trim)
17h	PROGVSEL1	RW	20	Output voltage settings for VSEL pin = High (trim)
18h	PROGVSEL0	RW	18	Output voltage settings for VSEL pin = Low (trim)
19h to 26h	-	=	_	Reserved for future use
27h to FFh	-	_	-	Reserved. Test Registers

Table 8. I<sup>2</sup>C REGISTERS MAP CONFIGURATION (NCV6357C)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	01h	Sense register (real time status)
02h	-	_	-	Reserved for future use
03h	PID	R	20h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	00h	Features Identification (trim)
06h to 11h	-	-	=	Reserved for future use
12h	PGOOD	RW	01h	Power good and active discharge settings (trim)
13h	TIME	RW	19h	Enabling and DVS timings (trim)
14h	COMMAND	RW	8Dh	Enabling and Operating mode Command register (trim)
15h	-	-	=	Reserved for future use
16h	LIMCONF	RW	E2h	Reset and limit configuration register (trim)
17h	PROGVSEL1	RW	28	Output voltage settings for VSEL pin = High (trim)
18h	PROGVSEL0	RW	60	Output voltage settings for VSEL pin = Low (trim)
19h to 26h	-	-	-	Reserved for future use
27h to FFh	-	-	-	Reserved. Test Registers

Table 9. I<sup>2</sup>C REGISTERS MAP CONFIGURATION (NCV6357D)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	01h	Sense register (real time status)
02h	-	-	-	Reserved for future use
03h	PID	R	20h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	08h	Features Identification (trim)
06h to 11h	-	-	-	Reserved for future use
12h	PGOOD	RW	11h	Power good and active discharge settings (trim)
13h	TIME	RW	09h	Enabling and DVS timings (trim)
14h	COMMAND	RW	8Fh	Enabling and Operating mode Command register (trim)
15h	-	-	-	Reserved for future use
16h	LIMCONF	RW	E3h	Reset and limit configuration register (trim)
17h	PROGVSEL1	RW	34	Output voltage settings for VSEL pin = High (trim)
18h	PROGVSEL0	RW	34	Output voltage settings for VSEL pin = Low (trim)
19h to 26h	-	-	-	Reserved for future use
27h to FFh	-	-	-	Reserved. Test Registers

#### Table 10. I<sup>2</sup>C REGISTERS MAP CONFIGURATION (NCV6357F)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	01h	Sense register (real time status)
02h	-	=	-	Reserved for future use
03h	PID	R	20h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	04h	Features Identification (trim)
06h to 11h	-	-	-	Reserved for future use
12h	PGOOD	RW	11h	Power good and active discharge settings (trim)
13h	TIME	RW	09h	Enabling and DVS timings (trim)
14h	COMMAND	RW	8Fh	Enabling and Operating mode Command register (trim)
15h	-	-	-	Reserved for future use
16h	LIMCONF	RW	E3h	Reset and limit configuration register (trim)
17h	PROGVSEL1	RW	28	Output voltage settings for VSEL pin = High (trim)
18h	PROGVSEL0	RW	20	Output voltage settings for VSEL pin = Low (trim)
19h to 26h	-	-	-	Reserved for future use
27h to FFh	-	-	_	Reserved. Test Registers

### **Registers Description**

#### Table 11. INTERRUPT ACKNOWLEDGE REGISTER

Name: INTAC	CK				Address: 00h				
Type: RC					Default: 00000000b (00h)				
Trigger: Dua	l Edge [Dī	7D0]							
D7	D	6	D5	D4	D3	D2	D1	D0	
ACK_TSD	ACK_T	WARN	VARN ACK_TPREW Spare = 0 ACK_ISHORT ACK_UVLO ACK_IDCDC ACK_PC						
Bit					Bit Description	1			
ACK_F	PG	0: Clear	Good Sense Acknow ed C Power Good Even	-					
ACK_IDO	ACK_IDCDC DCDC Over Current Sense Acknowledgement 0: Cleared 1: DCDC Over Current Event detected								
ACK_U\	/LO	0: Clear	'oltage Sense Ackno ed r Voltage Event dete	· ·					
ACK_ISH	ORT	0: Clear	Short-Circuit Protect ed C Short circuit protec		owledgement				
ACK_TPF	REW	0: Clear	Pre Warning Sense ed nal Pre Warning Eve	-	nent				
ACK_TW	ARN	0: Clear	Thermal Warning Sense Acknowledgement 0: Cleared 1: Thermal Warning Event detected						
ACK_T	SD	0: Clear	Shutdown Sense A ed nal Shutdown Event		nt				

#### **Table 12. INTERRUPT SENSE REGISTER**

Name: INTSE	EN				Address: 01h					
Type: R					Default: 00000000b (00h)					
Trigger: N/A										
D7	D	6	D5	D4	D3	D2	D1	D0		
SEN_TSD	SEN_T	WARN	SEN_TPREW	Spare = 0	SEN_ISHORT	SEN_UVLO	SEN_IDCDC	SEN_PG		
		В	it			Bit Desci	ription			
SEN_P	G	0: DCD0	Good Sense C Output Voltage bel C Output Voltage wit	•	ge					
SEN_IDC	CDC	DCDC over current sense 0: DCDC output current is below limit 1: DCDC output current is over limit								
SEN_UV	/LO	0: Input	oltage Sense Voltage higher than Voltage lower than U							
SEN_ISH	ORT	0: Short	Short-Circuit Protect -Circuit detected not -Circuit not detected	detected						
SEN_TPF	REW	0: Juncti	Pre-Warning Sense ion temperature belo ion temperature over	w thermal pre-	-					
SEN_TW/	ARN	Thermal Warning Sense 0: Junction temperature below thermal warning limit 1: Junction temperature over thermal warning limit								
SEN_TS	SD	0: Junct	Shutdown Sense ion temperature beloion temperature over							

#### **Table 13. PRODUCT ID REGISTER**

Name: PID			Address: 03h				
Type: R		Default: 00011011b (21h)					
Trigger: N/A			Reset on N/A				
D7	D6	D5	D4 D3			D1	D0
PID_7	PID_6	PID_5	PID_4	PID_3 PID_2 PID_1			

#### Table 14. REVISION ID REGISTER

Name: RID				Address: 04h					
Type: R					Default: Metal				
Trigger: N/A									
D7	D	D6 D5 D4			D3	D2	D1	D0	
RID_7	RIC	)_6	RID_5	RID_4	RID_3	RID_2	RID_1	RID_0	
Bit					Bit Description				
RID[7	0]		vision Identification 000000: First Silicon						

#### Table 15. FEATURE ID REGISTER

Name: FID				Address: 05h					
Type: R				Default: See Re	Default: See Register map				
Trigger: N/A									
D7	D6	D5	D4	D3	D2	D1	D0		
Spare	Spare	Spare	Spare	FID_3	FID_2	FID_1	FID_0		
Bit				Bit Desc	ription				
FID[3.	.0]	Feature Identification 00000000: NCV6357A 5.0 A, 1.80 V – 1.10 V configuration 00000001: NCV6357B 5.0 A, 0.90 V – 1.00 V configuration							

#### Table 16. POWER GOOD REGISTER

Name: PGOOD	)			Address: 12h						
Type: RW				Default: See Register map						
Trigger: N/A										
D7	D6	D5	D4	D3	D2	D1	D0			
Spare = 0	Spare = 0	Spare = 0         Spare = 0         DISCHG         TOR[10]         PGDVS         PGDCDC								
Bit		•	Bit	Description		•				
PGDCDC	Power Good Enablin 0 = Disabled 1 = Enabled									
PGDVS	Power Good Active ( 0 = Disabled 1 = Enabled	On DVS								
TOR[10]	1 = Enabled  Time out Reset settings for Power Good 00 = 0 ms 01 = 8 ms 10 = 32 ms 11 = 64 ms									
DISCHG	Active discharge bit I 0 = Discharge path d 1 = Discharge path e	isabled								

#### **Table 17. TIMING REGISTER**

Name: TIME				Address: 13h			
Type: RW				Default: See Register m	ар		
Trigger: N/A	Trigger: N/A						
D7	D6	D5	D4	D3	D2	D1	D0
	DELAY[20]	•		DVS[10]	Spare = 0	DBN_Tii	me[10]
Bit				Bit Description	n		
DBN_Tim		EN and VSEL del 00 = No debounc 01 = 1-2 μs 10 = 2-3 μs 11 = 3-4 μs					
DVS[1		DVS Speed 00 = 6.25 mV step 01 = 6.25 mV step 10 = 6.25 mV step 11 = 6.25 mV step	o / 0.666 μs o / 1.333 μs				
DELAY		Delay applied upo 000b = 0 ms - 11					

#### **Table 18. COMMAND REGISTER**

Name: COMMA	ND				Address: 14h				
Type: RW					Default: See Register map				
Trigger: N/A									
D7	D6		D5	D4	D3	D2	D1	D0	
PPWMVSEL0	PPWMVSE	EL1	DVSMODE	Sleep_Mode	ENVSEL0	ENVSEL1	Spare	VSELGT	
Bit	Bit				Bit Descri	ption		•	
VSELGT VSEL Pin Gating 0 = Disabled 1 = Enabled									
ENVSEL1 EN Pin Gating for VSEL interna 0: Disabled 1: Enabled					al = High				
ENVSE	LO	0: D	Pin Gating for VS isabled nabled	6EL internal signa	al = Low				
Sleep_M	ode	Sleep mode 0 = Low Iq mode when EN and VSEL low 1 = Force product in sleep mode (when EN and VSEL are low)							
DVSMO	DE	0 = 1	Stransition mode Auto Forced PPWM	selection					
PPWMVSEL1 Operating mode for MODE internal signal = High 0 = Auto 1 = Forced PPWM									
PPWMVS	EL0	0 = 1	rating mode for N Auto Forced PPWM	MODE internal si	gnal = Low				

#### **Table 19. LIMITS CONFIGURATION REGISTER**

Name: LIMCO	NF			Address: 16h					
Type: RW				Default: See Re	egister map				
Trigger: N/A									
D7	D6	D5	D4	D3	D2	D1	D0		
IPEA	K[10]	TPWT	H[10]	Spare = 0	FORCERST	RSTSTATUS	REARM		
Bit		•		Bit Desc	ription				
REARM  Rearming of device after TSD / ISHORT  0: No re–arming after TSD / ISHORT  1: Re–arming active after TSD / ISHORT with no reset of I <sup>2</sup> C registers: new power–up sequence is initi with previously programmed I <sup>2</sup> C registers values							uence is initiated		
RSTSTATUS  Reset Indicator Bit  0: Must be written to 0 after register reset  1: Default (loaded after Registers reset)									
FORCER	(	orce Reset Bit  = Default value. So : Force reset of inte		default					
TPWTH[10]  Thermal pre–Warning threshold settings  00 = 83°C  01 = 94°C  10 = 105°C  11 = 116°C									
IPEA	1	nductor peak currer 0 = 5.2 A (for 3.5 A 1 = 5.8 A (for 4.0 A 0 = 6.2 A (for 4.5 A 1 = 6.8 A (for 5.0 A	output current) output current) output current)						

#### Table 20. DC TO DC VOLTAGE PROG (VSEL = 1) REGISTER

Name: PROGVSEL1			Address: 17h					
Type: RW			Default: See Register map					
Trigger: N/A								
D7	D6	D5	D5 D4 D3 D2 D1 I		D0			
	VoutVSEL1[70]							
Bit		Bit Description						
VoutVSEL1	VoutVSEL1[70] Sets the DC to DC converter output voltage when VSEL pin = 1 (and VSEL pin function is enabled in register COMMAND.D0) or when VSEL pin function is disabled in register COMMAND.D0 0000000b = 0.6 V - 11011000 ~ 1111111b = 3.3 V (steps of 12.5 mV)						nabled in	

#### Table 21. DC TO DC VOLTAGE PROG (VSEL = 0) REGISTER

Name: PROGVSEL0			Address: 18h				
Type: RW			Default: See Register map				
Trigger: N/A							
D7	D6	5 D5 D4 D3 D2			D2	D1	D0
	VoutVSEL0[70]						
Bit		Bit Description					
VoutVSEL0	regi	Sets the DC to DC converter output voltage when VSEL pin = 0 (and VSEL pin function is enabled in register COMMAND.D0)  0000000b = 0.6 V - 11011000 ~ 1111111b = 3.3 V (steps of 12.5 mV)					

#### APPLICATION INFORMATION




Figure 54. Typical Application Schematic

#### **OUTPUT FILTER CONSIDERATIONS**

The output filter introduces a double pole in the system at a frequency of:

$$f_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C}}$$
 (eq. 1)

The NCV6357 internal compensation network is optimized for a typical output filter comprising a 330 nH inductor and 47  $\mu F$  capacitor as describes in the basic application schematic in Figure 54.

#### **Voltage Sensing Considerations**

In order to regulate the power supply rail, the NCV6357 must sense its output voltage. The IC can support two sensing methods:

- Normal sensing: The FB pin should be connected to the output capacitor positive terminal (voltage to regulate)
- Remote sensing: The power supply rail sense should be made close to the system powered by the NCV6357.
   The voltage to the system is more accurate, since the PCB line impedance voltage drop is within the regulation loop. In this case, we recommend connecting the FB pin to the system decoupling capacitor positive terminal

#### **COMPONENTS SELECTION**

#### **Inductor Selection**

The inductance of the inductor is chosen such that the peak-to-peak ripple current  $I_{L\_PP}$  is approximately 20% to 50% of the maximum output current  $I_{OUT\_MAX}$ . This provides the best trade-off between transient response and output ripple. The inductance corresponding to a given current ripple is:

$$L = \frac{(V_{IN} - V_{OUT)} \times V_{OUT}}{V_{IN} \times f_{SW} \times I_{L\_PP}} \tag{eq. 2}$$

The selected inductor must have a saturation current rating higher than the maximum peak current which is calculated by:

$$I_{L\_MAX} = I_{OUT\_MAX} + \frac{I_{L\_PP}}{2}$$
 (eq. 3)

The inductor must also have a high enough current rating to avoid self-heating. A low DCR is therefore preferred. Refer to Table 22 for recommended inductors.

**Table 22. INDUCTOR SELECTION** 

Supplier	Part #	Value (μH)	Size (L × I × T) (mm)	Saturation Current Max (A)	DCR Max at 25°C (mΩ)
Cyntec	PIFE20161B-R33MS-11	0.33	2.0 × 1.6 × 1.2	4.0	33
Cyntec	PIFE25201B-R33MS-11	0.33	2.5 × 2.0 × 1.2	5.2	17
Cyntec	PIFE32251B-R33MS-11	0.33	$3.2 \times 2.5 \times 1.2$	6.5	14
TOKO	DFE252012F-H-R33M	0.33	2.5 × 2.0 × 1.2	5.1	13
TOKO	DFE201612E-H-R33M	0.33	2.0 × 1.6 × 1.2	4.8	21
TOKO	FDSD0412-H-R33M	0.33	4.2 × 4.2 × 1.2	7.5	19
TDK	VLS252012HBX-R33M	0.33	2.5 × 2.0 × 1.2	5.3	25
TDK	SPM5030T-R35M	0.35	$7.1\times6.5\times3.0$	14.9	4
Chilisin	HEI201612A-R24M-AUDG	0.24	2.0 × 1.6 × 1.2	4.8	13.5

#### **Output Capacitor Selection**

The output capacitor selection is determined by output voltage ripple and load transient response requirement. For high transient load performance a high output capacitor value must be used. For a given peak—to—peak ripple current  $I_{L\_PP}$  in the inductor of the output filter, the output voltage ripple across the output capacitor is the sum of three components as shown below.

$$V_{OUT\_PP} \approx V_{OUT\_PP(C)} + V_{OUT\_PP(ESR)} + V_{OUT\_PP(ESL)}$$
 With:

$$\begin{split} V_{OUT\_PP(C)} &= \frac{I_{L\_PP}}{8 \times C \times f_{SW}} \\ V_{OUT\_PP(ESR)} &= I_{L\_PP} \times ESR \\ V_{OUT\_PP(ESL)} &= \frac{L_{ESL}}{I} \times V_{IN} \end{split}$$

Where the peak-to-peak ripple current is given by

$$I_{L\_PP} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times f_{SW} \times L}$$

In applications with all ceramic output capacitors, the main ripple component of the output ripple is  $V_{OUT\_PP(C)}$ . The minimum output capacitance can be calculated based on a given output ripple requirement  $V_{OUT\_PP}$  in PPWM operation mode.

$$C_{MIN} = \frac{I_{L\_PP}}{8 \times V_{OUT\_PP} \times f_{SW}}$$

#### Input Capacitor Selection

One of the input capacitor selection requirements is the input voltage ripple. To minimize the input voltage ripple and get better decoupling at the input power supply rail, a ceramic capacitor is recommended due to low ESR and ESL. The minimum input capacitance with respect to the input ripple voltage  $V_{\rm IN\ PP}$  is

$$C_{IN\_MIN} = \frac{I_{OUT\_MAX} \times (D - D^2)}{V_{IN\_PP} \times f_{SW}} \quad \text{where} \quad D = \frac{V_{OUT}}{V_{IN}}$$

In addition, the input capacitor must be able to absorb the input current, which has a RMS value of

$$I_{IN RMS} = I_{OUT MAX} \times \sqrt{D - D^2}$$

The input capacitor also must be sufficient to protect the device from over voltage spikes, and a 4.7 µF capacitor or greater is required. The input capacitor should be located as close as possible to the IC. All PGND pins must be connected together to the ground terminal of the input cap which then must be connected to the ground plane. All PVIN pins must be connected together to the Vbat terminal of the input cap which then connects to the Vbat plane.

#### POWER CAPABILITY

The NCV6357's power capability is driven by the difference in temperature between the junction  $(T_J)$  and ambient  $(T_A)$ , the junction-to-ambient thermal resistance  $(R_{\theta JA})$ , and the on-chip power dissipation  $(P_{IC})$ .

The on-chip power dissipation  $P_{IC}$  can be determined as  $P_{IC} = P_T - P_L$  with the total power losses  $P_T$  being

$$P_T = V_{out} \times I_{OUT} \times \left(\frac{1}{\eta} - 1\right)$$

where  $\eta$  is the efficiency and  $P_L$  the simplified inductor power losses  $P_L = I_{LOAD}{}^2 x DCR$ .

Now the junction temperature  $T_J$  can easily be calculated as  $T_J = R_{\theta JA} \times P_{IC} + T_A$ .

Please note that the T<sub>J</sub> should stay within the recommended operating conditions.

The  $R_{\theta JA}$  is a function of the PCB layout (number of layers and copper and PCB size). For example, the NCV6357 mounted on the EVB has a  $R_{\theta JA}$  about 30°C/W.

#### LAYOUT CONSIDERATIONS

#### **Electrical Rules**

Good electrical layout is key to proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- Use wide and short traces for power paths (such as PVIN, VOUT, SW, and PGND) to reduce parasitic inductance and high-frequency loop area. It is also good for efficiency improvement
- The device should be well decoupled by input capacitor and the input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission
- SW track should be wide and short to reduce losses and noise radiation
- It is recommended to have separated ground planes for PGND and AGND and connect the two planes at one point. Try to avoid overlap of input ground loop and output ground loop to prevent noise impact on output regulation
- Arrange a "quiet" path for output voltage sense, and make it surrounded by a ground plane

#### **Thermal Rules**

Good PCB layout improves the thermal performance and thus allows for high power dissipation even with a small IC package. Thermal layout guidelines are:

- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation
- Use multiple vias around the IC to connect the inner ground layers to reduce thermal impedance
- Use a large and thick copper area especially in the top layer for good thermal conduction and radiation
- Use two layers or more for the high current paths (PVIN, PGND, SW) in order to split current into different paths and limit PCB copper self-heating

#### **Component Placement**

- Input capacitor placed as close as possible to the IC
- PVIN directly connected to Cin input capacitor, and then connected to the Vin plane. Local mini planes used on the top layer (green) and the layer just below the top layer (yellow) with laser vias
- AVIN connected to the Vin plane just after the capacitor
- AGND directly connected to the GND plane

- PGND directly connected to Cin input capacitor, and then connected to the GND plane: Local mini planes used on the top layer (green) and the layer just below the top layer (yellow) with laser vias
- SW connected to the Lout inductor with local mini planes used on the top layer (green) and the layer just below the top layer (yellow) with laser vias (See Figure 55 / 56 for example)




Figure 55. Placement Recommendation




Figure 56. Demo Board Example

**Table 23. ORDERING INFORMATION** 


Device	Marking	Output Voltage	Package	Shipping <sup>†</sup>
NCV6357MTWATXG	6357A	5.0 A 1.80 V / 1.10 V	DFN 3.0 x 4.0 mm (Pb-Free)	3000 / Tape & Reel
NCV6357MTWBTXG	6357B	5.0 A 0.90 V / 1.00 V	DFN 3.0 x 4.0 mm (Pb-Free)	3000 / Tape & Reel
NCV6357MTWCTXG	6357C	5.0 A 1.80 V / 1.10 V	DFN 3.0 x 4.0 mm (Pb-Free)	3000 / Tape & Reel
NCV6357MTWDTXG	6357D	5.0 A 1.25 V / 1.25 V	DFN 3.0 x 4.0 mm (Pb-Free)	3000 / Tape & Reel
NCV6357MTWFTXG	6357F	5.0 A 1.00 V / 1.10 V	DFN 3.0 x 4.0 mm (Pb-Free)	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



#### WDFNW14 4x3, 0.5P CASE 511CM **ISSUE B**

**DATE 11 OCT 2019** 





DETAIL A

EXPOSED

DETAIL B

COPPER

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION & APPLIES TO THE PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- THIS DEVICE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.

0.80

0.30


4.10

3.10


3.10


1.80

0.50



L3





BOTTOM VIEW

#### **GENERIC MARKING DIAGRAM\***




XXXXX = Specific Device Code = Assembly Location Α

= Year WW = Work Week = Pb-Free Package

(\*Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.



#### RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering detalls, please download the IIN Seniconductor Soldering and Mounting Techniques Reference Manual, SCILDERRM/D.

DOCUMENT NUMBER:	98AON13091G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WDFNW14 4x3, 0.5P		PAGE 1 OF 1			

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

