# MOSFET - Power, Single N-Channel

## **60 V, 0.68 m** $\Omega$ **, 477 A**

### **NVMTSOD7N06CL**

#### **Features**

- Small Footprint (8x8 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- Power 88 Package, Industry Standard
- AEC-Q101 Qualified and PPAP Capable
- Wettable Flank Option for Enhanced Optical Inspection
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	60	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	477	Α
Current R <sub>θJC</sub> (Notes 1, 3)	Steady	T <sub>C</sub> = 100°C		337.6	
Power Dissipation	State	T <sub>C</sub> = 25°C	$P_{D}$	294.6	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		147.3	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	62.2	Α
Current R <sub>θJA</sub> (Notes 1, 2, 3)	Steady State	T <sub>A</sub> = 100°C		44.0	
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	5.0	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C		2.5	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	900	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			Is	245.5	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 40 A)			E <sub>AS</sub>	1754	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	0.5	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	30	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
60 V	0.68 m $\Omega$ @ 10 V	477. A	
00 V	0.90 m $\Omega$ @ 4.5 V	477 A	



**N-CHANNEL MOSFET** 



#### **MARKING DIAGRAM**



A = Assembly Location

WL = Wafer Lot Code

Y = Year Code

WW = Work Week Code

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Cond	lition	Min	Тур	Max	Unit	
OFF CHARACTERISTICS					•			
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> :	= 250 μΑ	60			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /	I <sub>D</sub> = 250 μA, ref to 25°C			16.8		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	T <sub>J</sub> = 25°C			10		
		V <sub>DS</sub> = 60 V	T <sub>J</sub> = 125°C			250	μΑ	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>G</sub>	<sub>S</sub> = 20 V			100	nA	
ON CHARACTERISTICS (Note 4)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.0		2.5	V	
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = 250 μA, re	ef to 25°C		-5.63		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 50 A		0.52	0.68		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 50 A		0.69	0.90	mΩ	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> =15 V, I <sub>I</sub>	<sub>O</sub> = 50 A		310		S	
CHARGES, CAPACITANCES & GATE F	RESISTANCE						-	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			16200		pF	
Output Capacitance	C <sub>OSS</sub>				8490			
Reverse Transfer Capacitance	C <sub>RSS</sub>				270			
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 30 \text{ V}; I_D = 50 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 30 \text{ V}; I_D = 50 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 30 \text{ V}; I_D = 50 \text{ A}$			103		nC	
Total Gate Charge	Q <sub>G(TOT)</sub>				225			
Threshold Gate Charge	Q <sub>G(TH)</sub>				21.6			
Gate-to-Source Charge	Q <sub>GS</sub>				36.5			
Gate-to-Drain Charge	$Q_{GD}$				20.7			
Plateau Voltage	$V_{GP}$				2.46		V	
SWITCHING CHARACTERISTICS (Note	5)						-	
Turn-On Delay Time	t <sub>d(ON)</sub>				35.3			
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V. V <sub>F</sub>	ne = 30 V.		26.3		1	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 30 V, $I_{D}$ = 50 A, $R_{G}$ = 2.5 $\Omega$			263		- ns	
Fall Time	t <sub>f</sub>				60.7			
DRAIN-SOURCE DIODE CHARACTER	ISTICS				•			
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.67	1.2		
		$I_{S} = 50 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$			0.59		V	
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 50 \text{ A}$			115		ns	
Charge Time	t <sub>a</sub>				70			
Discharge Time	t <sub>b</sub>				45			
Reverse Recovery Charge	Q <sub>RR</sub>				307		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**







Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

#### **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Characteristics


#### **DEVICE ORDERING INFORMATION**


Device	Marking	Package	Shipping <sup>†</sup>
NVMTS0D7N06CLTXG	0D7N06CL	DFNW8 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.









8.40

7 45

7.00

	1				
DIM	MILLIMETERS				
	MIN.	NOM.	MAX.		
Α	1.00	1.10	1.20		
A1	0.00	-	0.05		
b	0.90	1.00	1.10		
b1	0.35	0.45	0.55		
С	0.23	0.28	0.33		
О	8.20	8.30	8.40		
D1	7.90	8.00	8.10		
D2	6.80	6.90	7.00		
D3	6.90	7.00	7.10		
E	8.30	8.40	8.50		
E1	7.80	7.90	8.00		
E2	5.24	5.34	5.44		
E3	0.25	0.35	0.45		
е		2.00 BS	С		
e/2		1.00 BS	С		
e1	2.70 BSC				
e1/2	1.35 BSC				
K	1.50	1.57	1.70		
L	0.64	0.74	0.84		
L1	0.67	0.77	0.87		
θ	0°		12°		

PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

KEEP OUT

AREA

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE	
STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLO	ΑD
THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES	
REFERENCE MANUAL, SOLDERRM/D.	

l	DOCUMENT NUMBER:	DCUMENT NUMBER: 98AON80534G Electronic versions are uncontrolled except when accessed directly finded versions are uncontrolled except when stamped "CONTROLL TDFNW8 8.30x8.40x1.10, 2.00P			
I	DESCRIPTION:			PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarks of defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the v special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### TDFNW8 8.30x8.40x1.10, 2.00P

CASE 507AP ISSUE E

**DATE 08 MAY 2024** 

# GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot Code
Y = Year Code
WW = Work Week Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON80534G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TDFNW8 8.30x8.40x1.10, 2.00P		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales