

REVISIONS


| LTR | DESCRIPTION   | DATE (YR-MO-DA) | APPROVED           |
|-----|---|-----------------|--------------------|
| A   | Add device types 05, 06,07, 08, and 09. Editorial changes throughout. – TVN | 00-06-13        | Monica L. Poelking |
| B   | Update boilerplate to MIL-PRF-38535 requirements. - CFS                     | 05-10-04        | Thomas M. Hess     |

|  |    |    |    |                                   |    |    |    |    |    |    |  |                           |                   |    |    |    |    |    |    |    |  |  |  |  |  |  |  |  |
|--|----|----|----|-----------------------------------|----|----|----|----|----|----|--|---------------------------|-------------------|----|----|----|----|----|----|----|--|--|--|--|--|--|--|--|
| REV  |    |    |    |                                   |    |    |    |    |    |    |  |                           |                   |    |    |    |    |    |    |    |  |  |  |  |  |  |  |  |
| SHEET  |    |    |    |                                   |    |    |    |    |    |    |  |                           |                   |    |    |    |    |    |    |    |  |  |  |  |  |  |  |  |
| REV  | B  | B  | B  | B                                 | B  | B  | B  | B  | B  | B  | B  | B                         | B                 | B  | B  | B  | B  | B  |    |    |  |  |  |  |  |  |  |  |
| SHEET  | 15 | 16 | 17 | 18                                | 19 | 20 | 21 | 22 | 23 | 24 | 25   | 26                        | 27                | 28 | 29 | 30 | 31 | 32 |    |    |  |  |  |  |  |  |  |  |
| REV STATUS<br>OF SHEETS  |    |    |    | REV                               |    |    | B  | B  | B  | B  | B  | B                         | B                 | B  | B  | B  | B  | B  | B  | B  |  |  |  |  |  |  |  |  |
|  |    |    |    | SHEET                             |    |    | 1  | 2  | 3  | 4  | 5  | 6                         | 7                 | 8  | 9  | 10 | 11 | 12 | 13 | 14 |  |  |  |  |  |  |  |  |
| PMIC N/A   |    |    |    | PREPARED BY<br>Thanh V. Nguyen    |    |    |    |    |    |    | <b>DEFENSE SUPPLY CENTER COLUMBUS</b><br><b>COLUMBUS, OHIO 43218-3990</b><br><a href="http://www.dscc.dla.mil">http://www.dscc.dla.mil</a> |                           |                   |    |    |    |    |    |    |    |  |  |  |  |  |  |  |  |
| <b>STANDARD<br/>MICROCIRCUIT<br/>DRAWING</b><br><br>THIS DRAWING IS AVAILABLE<br>FOR USE BY ALL<br>DEPARTMENTS<br>AND AGENCIES OF THE<br>DEPARTMENT OF DEFENSE<br><br>AMSC N/A |    |    |    | CHECKED BY<br>Thomas M. Hess      |    |    |    |    |    |    |  |                           |                   |    |    |    |    |    |    |    |  |  |  |  |  |  |  |  |
|  |    |    |    | APPROVED BY<br>Monica L. Poelking |    |    |    |    |    |    |  |                           |                   |    |    |    |    |    |    |    |  |  |  |  |  |  |  |  |
|  |    |    |    | DRAWING APPROVAL DATE<br>98-04-22 |    |    |    |    |    |    | MICROCIRCUIT, DIGITAL, CMOS, 32-BIT RISC<br>MICROPROCESSOR, MONOLITHIC SILICON   |                           |                   |    |    |    |    |    |    |    |  |  |  |  |  |  |  |  |
|  |    |    |    | REVISION LEVEL<br><br><b>B</b>    |    |    |    |    |    |    | SIZE<br><b>A</b>   | CAGE CODE<br><b>67268</b> | <b>5962-97608</b> |    |    |    |    |    |    |    |  |  |  |  |  |  |  |  |
|  |    |    |    |                                   |    |    |    |    |    |    | SHEET  | 1                         | OF                | 32 |    |    |    |    |    |    |  |  |  |  |  |  |  |  |

## 1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

| Device type | Generic number | Circuit function           |
|-------------|----------------|----------------------------|
| 01          | PC603E-80      | 32-bit RISC microprocessor |
| 02          | PC603E-100     | 32-bit RISC microprocessor |
| 03          | PC603E-120     | 32-bit RISC microprocessor |
| 04          | PC603E-133     | 32-bit RISC microprocessor |
| 05          | PC603R-166     | 32-bit RISC microprocessor |
| 06          | PC603R-200     | 32-bit RISC microprocessor |
| 07          | PC603R-233     | 32-bit RISC microprocessor |
| 08          | PC603R-266     | 32-bit RISC microprocessor |
| 09          | PC603R-300     | 32-bit RISC microprocessor |

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

| Device class | Device requirements documentation   |
|--------------|---|
| M            | Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A |
| Q or V       | Certification and qualification to MIL-PRF-38535  |

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator | Terminals | Package style               |
|----------------|------------------------|-----------|-----------------------------|
| X              | See figure 1           | 240       | Ceramic leaded chip carrier |
| Y              | See figure 1           | 255       | Ceramic column grid array   |

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br><b>2</b> |

### 1.3 Absolute maximum ratings. 1/

|   |                         |
|---|-------------------------|
| Core supply voltage range ( $V_{CC}$ ):   |                         |
| Device types 01 - 04 .....  | -0.3 V dc to +4.0 V dc  |
| Device types 05 - 09 .....  | -0.3 V dc to +2.75 V dc |
| PLL supply voltage range for device types 05 - 09 ( $AV_{CC}$ ) .....                   | -0.3 V dc to +2.75 V dc |
| I/O supply voltage range for device types 05 - 09 ( $OV_{CC}$ ) .....                   | -0.3 V dc to +3.6 V dc  |
| DC input voltage range ( $V_{IN}$ ) .....   | -0.3 V dc to +5.5 V dc  |
| Maximum power dissipation at ( $P_D$ ):   |                         |
| Device types 01 - 04 .....  | 5.3 W                   |
| Device types 05 - 09 .....  | 6.0 W                   |
| Storage temperature range ( $T_{STG}$ ) .....   | -55°C to +150°C         |
| Lead temperature for device types 01 - 04 (soldering, 10 seconds) .....                 | +300°C                  |
| Thermal resistance, junction-to-case ( $\Theta_{JC}$ ):                                 |                         |
| Device types 01 - 04 .....  | 2.2°C/W                 |
| Device types 05 - 09 .....  | 0.1°C/W                 |
| Thermal resistance, junction-to-column for device types 05 - 09 ( $\Theta_{JS}$ ) ..... | 3.7°C/W                 |

### 1.4 Recommended operating conditions.

|   |                            |
|---|----------------------------|
| Core supply voltage range ( $V_{CC}$ ):                               |                            |
| Device types 01 - 04 .....  | +3.135 V dc to +3.465 V dc |
| Device types 05 - 09 .....  | +2.375 V dc to +2.625 V dc |
| PLL supply voltage range for device types 05 - 09 ( $AV_{CC}$ ) ..... | +2.375 V dc to +2.625 V dc |
| I/O supply voltage range for device types 05 - 09 ( $OV_{CC}$ ) ..... | +3.135 V dc to +3.465 V dc |
| Logic high input voltage range ( $V_{IH}$ ):                          |                            |
| Device types 01 - 04 .....  | 2.4 V dc to 5.5 V dc       |
| Device types 05 - 09 .....  | 2.0 V dc to 5.5 V dc       |
| Logic low input voltage range ( $V_{IL}$ ) .....                      | GND to 0.8 V dc            |
| System clock input high voltage ( $CV_{IH}$ ) .....                   | 2.4 V dc to 5.5 V dc       |
| System clock input low voltage ( $CV_{IL}$ ) .....                    | GND to 0.4 V dc            |
| Minimum high level output voltage ( $V_{OH}$ ) .....                  | 2.4 V dc                   |
| Maximum low level output voltage ( $V_{OL}$ ) .....                   | 0.4 V dc                   |
| Frequency of operation ( $f_{OP}$ ):                                  |                            |
| Device type 01 .....  | 80 MHz                     |
| Device type 02 .....  | 100 MHz                    |
| Device type 03 .....  | 120 MHz                    |
| Device type 04 .....  | 133 MHz                    |
| Device type 05 .....  | 166 MHz                    |
| Device type 06 .....  | 200 MHz                    |
| Device type 07 .....  | 233 MHz                    |
| Device type 08 .....  | 266 MHz                    |
| Device type 09 .....  | 300 MHz                    |
| Case operating temperature range ( $T_C$ ) .....                      | -55°C to +125°C            |
| Maximum operating junction temperature ( $T_J$ ):                     |                            |
| Device types 01 - 04 .....  | +137°C                     |
| Device types 05 - 09 .....  | +126°C                     |
| Minimum operating case temperature ( $T_C$ ) .....                    | -55°C                      |

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br><b>3</b> |

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or <http://assist.daps.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation.

### INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture.

(Copies of these documents are available from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

|   |           |                     |            |
|---|-----------|---------------------|------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br>A |                     | 5962-97608 |
|   |           | REVISION LEVEL<br>B | SHEET<br>4 |

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Block diagram. The block diagram shall be as specified on figure 3.

3.2.4 Timing waveforms. The timing waveforms shall be as specified on figure 4.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).

3.11 IEEE 1149.1 compliance interface. The boundary-scan interface of the device is a fully compliant implementation of the IEEE 1149.1 standard.

3.11.1 Test access port. The device has five dedicated JTAG signals which are described in the following table. The TDI and TDO scan ports are used to scan instructions as well as data into the various scan registers for JTAG operations. The scan operation is controlled by the test access port (TAP) controller which in turn is controlled by the TMS input sequence. The scan data is latched in at the rising edge of TCK.

|   |           |                     |            |
|---|-----------|---------------------|------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br>A |                     | 5962-97608 |
|   |           | REVISION LEVEL<br>B | SHEET<br>5 |

## IEEE interface pin descriptions

| Signal name              | Input/Output | Weak pullup provided | IEEE 1149.1 function       |
|--------------------------|--------------|----------------------|----------------------------|
| TDI                      | Input        | Yes                  | Serial scan input signal   |
| TDO                      | Output       | No                   | Serial scan output signal  |
| TMS                      | Input        | Yes                  | TAP controller mode signal |
| TCK                      | Input        | Yes                  | Scan clock                 |
| $\overline{\text{TRST}}$ | Input        | Yes                  | TAP controller reset       |

$\overline{\text{TRST}}$  is a JTAG optional signal which is used to reset the TAP controller asynchronously. The  $\overline{\text{TRST}}$  signal assures that the JTAG logic does not interfere with the normal operation of the chip, and can be asserted coincident with the  $\overline{\text{HRESET}}$ .

**3.11.2 TAP controller.** The TAP (Tap Access Port) controller is a state machine that controls the JTAG scan protocol. The TAP controller implements 16 states specified by the IEEE 1149.1 specification. The TAP controller state machine is clocked by TCK and the state transitions are controlled by the TMS input.

**3.11.3 JTAG instructions.** The device supports the three required JTAG instructions: BYPASS, SAMPLE/PRELOAD, and EXTEST which are controlled by an 8-bit instruction register. These instructions are scanned in serially (LSB first) via the TDI pin. The table of the JTAG instructions for the device is given below.

## JTAG instructions

| Instruction    | Encoding | Test data register accessed |
|----------------|----------|-----------------------------|
| BYPASS         | 11111111 | Bypass register             |
| SAMPLE/PRELOAD | 11000000 | Boundary-scan register      |
| EXTEST         | 00000000 | Boundary-scan register      |

**The BYPASS instruction.** The bypass register contains a single shift-register stage and is used to provide a minimum-length serial path between the TDI and the TDO pins of a component when no test operation of that component is required. This allows more rapid movement of test data to and from other components on a board that are required to perform test operations.

**The SAMPLE/PRELOAD instruction.** The mandatory SAMPLE/PRELOAD instruction allows a snapshot of the normal operation of the component to be taken and examined. It also allows data values to be loaded onto the latched parallel outputs of the boundary-scan shift register prior to selection of the other boundary-scan test instructions.

**The EXTEST instruction.** The mandatory EXTEST instruction allows testing of off-chip circuitry and board level interconnections. Data would typically be loaded onto the latched parallel outputs of boundary-scan shift-register stages using the SAMPLE/PRELOAD instruction prior to selection of the EXTEST instruction.

**NOTE:** Following use of the EXTEST instruction, the on-chip system logic may be in an indeterminate state that will persist until a system reset is applied. Therefore, the on-chip system logic may need to be reset on return to normal (i.e., nontest) operation.

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**5962-97608**

REVISION LEVEL  
**B**

SHEET  
**6**

TABLE I. Electrical performance characteristics.

| Test   | Symbol           | Test conditions <u>1/</u><br>-55°C ≤ T <sub>C</sub> ≤ +125°C<br>unless otherwise specified | Device<br>type | Group A<br>Subgroups | Limits |      | Unit |
|--|------------------|--|----------------|----------------------|--------|------|------|
|  |                  |  |                |                      | Min    | Max  |      |
| Input high voltage (all<br>Inputs except<br>SYSCLK)  | V <sub>IH</sub>  |  | 01-04          | 1, 2, 3              | 2.4    | 5.5  | V    |
|  |                  |  | 05-09          |                      | 2.0    | 5.5  |      |
| Input low voltage (all<br>Inputs except<br>SYSCLK)   | V <sub>IL</sub>  |  | All            | 1, 2, 3              | 0.0    | 0.8  |      |
| SYSCLK input high<br>voltage   | CV <sub>IH</sub> |  | All            | 1, 2, 3              | 2.4    | 5.5  | V    |
| SYSCLK input low<br>voltage  | CV <sub>IL</sub> |  | All            | 1, 2, 3              | 0.0    | 0.4  |      |
| Output high voltage  | V <sub>OH</sub>  | I <sub>OH</sub> = -9 mA  | All            |                      | 2.4    |      | V    |
| Output low voltage   | V <sub>OL</sub>  | I <sub>OL</sub> = 14 mA  | All            | 1, 2, 3              |        | 0.4  |      |
| Input leakage current<br><u>2/</u>   | I <sub>IN</sub>  | V <sub>IN</sub> = 3.465 V  | 01-04          | 1, 2, 3              |        | 10   | μA   |
|  |                  | V <sub>IN</sub> = 5.5 V  |                |                      |        | 245  |      |
|  |                  | V <sub>IN</sub> = 3.465 V  | 05-09          | 1, 2, 3              |        | 30   |      |
|  |                  | V <sub>IN</sub> = 5.5 V  |                |                      |        | 300  |      |
| High-Z (off-state)<br>leakage current <u>2/</u>  | I <sub>TSI</sub> | V <sub>IN</sub> = 3.465 V  | 01-04          | 1, 2, 3              |        | 10   | μA   |
|  |                  | V <sub>IN</sub> = 5.5 V  |                | 1, 2, 3              |        | 245  |      |
|  |                  | V <sub>IN</sub> = 3.465 V  | 05-09          | 1, 2, 3              |        | 30   |      |
|  |                  | V <sub>IN</sub> = 5.5 V  |                |                      |        | 300  |      |
| Input capacitance<br>(excludes <u>TS</u> , <u>ABB</u> ,<br><u>DBB</u> , and <u>ARTRY</u> ) | C <sub>IN1</sub> | V <sub>IN</sub> = 0.0 V, f = 1 MHz<br>See 4.4.1c   | All            | 4                    |        | 10.0 | pF   |
| Input capacitance (for<br><u>TS</u> , <u>ABB</u> , <u>DBB</u> , and<br><u>ARTRY</u> )      | C <sub>IN2</sub> | V <sub>IN</sub> = 0.0 V, f = 1 MHz<br>See 4.4.1c   | All            | 4                    |        | 15.0 | pF   |
| Functional test  |                  | See 4.4.1b   | All            | 7, 8                 |        |      |      |

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

5962-97608

REVISION LEVEL  
**B**

SHEET  
**7**

TABLE I. Electrical performance characteristics - Continued.

| Test                                | Test no. | Test conditions <u>1/</u><br>-55°C ≤ T <sub>C</sub> ≤ +125°C<br>unless otherwise specified | Device type | Group A Subgroups | Limits |       | Unit |
|-------------------------------------|----------|--|-------------|-------------------|--------|-------|------|
|                                     |          |  |             |                   | Min    | Max   |      |
| Clock AC timing specifications      |          |  |             |                   |        |       |      |
| Processor frequency                 |          | <u>3/</u>  | 01          | 9, 10, 11         | 40     | 80    | MHz  |
|                                     |          |  | 02          |                   | 50     | 100   |      |
|                                     |          |  | 03          |                   | 60     | 120   |      |
|                                     |          |  | 04          |                   | 60     | 133.3 |      |
|                                     |          |  | 05          |                   | 150    | 166   |      |
|                                     |          |  | 06          |                   | 150    | 200   |      |
|                                     |          |  | 07          |                   | 180    | 233   |      |
|                                     |          |  | 08          |                   | 180    | 266   |      |
|                                     |          |  | 09          |                   | 180    | 300   |      |
| VCO frequency                       |          | <u>3/</u>  | 01          | 9, 10, 11         | 80     | 200   | MHz  |
|                                     |          |  | 02          |                   | 100    | 200   |      |
|                                     |          |  | 03          |                   | 120    | 240   |      |
|                                     |          |  | 04          |                   | 133.3  | 266.6 |      |
|                                     |          |  | 05          |                   | 300    | 332   |      |
|                                     |          |  | 06          |                   | 300    | 400   |      |
|                                     |          |  | 07          |                   | 360    | 466   |      |
|                                     |          |  | 08          |                   | 360    | 532   |      |
|                                     |          |  | 09          |                   | 360    | 600   |      |
| SYSCLK (bus) frequency              |          |  | 01-04       | 9, 10, 11         | 16.67  | 66.67 | MHz  |
|                                     |          |  | 05          |                   | 25     | 66.7  |      |
|                                     |          |  | 06          |                   | 33.3   | 66.7  |      |
|                                     |          |  | 07-09       |                   | 33.3   | 75    |      |
| SYSCLK cycle time                   | 1        |  | 01-04       | 9, 10, 11         | 15.0   | 60    | ns   |
|                                     |          |  | 05          |                   | 15.0   | 30    |      |
|                                     |          |  | 06-09       |                   | 13.3   | 30    |      |
| SYSCLK rise and fall time           | 2, 3     | <u>4/</u>  | All         | 9, 10, 11         |        | 2.0   | ns   |
| SYSCLK duty cycle measured at 1.4 V | 4        | <u>5/</u>  | All         | 9, 10, 11         | 40.0   | 60.0  | %    |

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**5962-97608**

REVISION LEVEL  
**B**

SHEET  
**8**



TABLE I. Electrical performance characteristics - Continued.

| Test   | Test no. | Test conditions <u>1/</u><br>-55°C ≤ T <sub>C</sub> ≤ +125°C<br>unless otherwise specified | Device Type | Group A Subgroups | Limits               |      | Unit |
|--|----------|--|-------------|-------------------|----------------------|------|------|
|  |          |  |             |                   | Min                  | Max  |      |
| Clock AC timing specifications - Continued.  |          |  |             |                   |                      |      |      |
| SYSCLK jitter  | 8        | <u>6/</u>  | All         | 9, 10, 11         |                      | ±150 | ps   |
| Device internal PLL relock time  | 9        | <u>5/ 7/</u>   | All         | 9, 10, 11         |                      | 100  | μs   |
| Input AC timing specifications <u>8/</u>   |          |  |             |                   |                      |      |      |
| Address/data/transfer attribute inputs valid to SYSCLK (input setup)   | 10a      | <u>9/</u>  | 01-04       | 9, 10, 11         | 4.0                  |      | ns   |
|  |          |  | 05-09       |                   | 2.5                  |      |      |
| All other inputs valid to SYSCLK (input setup)   | 10b      | <u>10/</u>   | 01-04       | 9, 10, 11         | 5.0                  |      | ns   |
|  |          |  | 05, 06      |                   | 4.0                  |      |      |
|  |          |  | 07-09       |                   | 3.5                  |      |      |
| Mode select inputs valid to $\overline{\text{HRESET}}$ (input setup) (for $\overline{\text{DRTRY}}$ , $\overline{\text{QACK}}$ , and $\overline{\text{TLBISYNC}}$ )  | 10c      | <u>11/ 12/ 13/ 14/</u>   | All         | 9, 10, 11         | 8 x t <sub>sys</sub> |      | ns   |
| SYSCLK to address/ data/transfer attribute inputs invalid (input hold)   | 11a      | <u>9/</u>  | All         | 9, 10, 11         | 1.0                  |      | ns   |
| SYSCLK to all other inputs invalid (input hold)  | 11b      | <u>10/</u>   | All         | 9, 10, 11         | 1.0                  |      | ns   |
| $\overline{\text{HRESET}}$ to mode select inputs invalid (input hold) (for $\overline{\text{DRTRY}}$ , $\overline{\text{QACK}}$ , and $\overline{\text{TLBISYNC}}$ ) | 11c      | <u>11/ 13/ 14/</u>   | All         | 9, 10, 11         | 0.0                  |      | ns   |
| Output AC timing specifications <u>15/ 16/</u>   |          |  |             |                   |                      |      |      |
| SYSCLK to output driven (output enable time)   | 12       | C <sub>L</sub> = 50 pF   | All         | 9, 10, 11         | 1.0                  |      | ns   |
| SYSCLK to output valid (5.5 V to 0.8 V - $\overline{\text{TS}}$ , $\overline{\text{ABB}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{DBB}}$ )                    | 13a      | C <sub>L</sub> = 50 pF <u>17/</u>  | 01-04       | 9, 10, 11         |                      | 11.0 | ns   |
|  |          |  | 05-09       |                   |                      | 9.0  |      |

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

5962-97608

REVISION LEVEL  
**B**

SHEET  
**9**

TABLE I. Electrical performance characteristics - Continued.

| Test   | Test no. | Test conditions <u>1/</u><br>-55°C ≤ T <sub>C</sub> ≤ +125°C<br>unless otherwise specified | Device type | Group A Subgroups | Limits                     |      | Unit             |
|--|----------|--|-------------|-------------------|----------------------------|------|------------------|
|  |          |  |             |                   | Min                        | Max  |                  |
| Output AC timing specifications - Continued <u>15/ 16/</u>   |          |  |             |                   |                            |      |                  |
| SYSCLK to output valid ( $\overline{\text{TS}}$ , $\overline{\text{ABB}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{DBB}}$ )                            | 13b      | C <sub>L</sub> = 50 pF <u>18/</u>  | 01-04       | 9, 10, 11         |                            | 10.0 | ns               |
|  |          |  | 05-09       |                   |                            | 8.0  |                  |
| SYSCLK to output valid (5.5 V to 0.8 V - all except $\overline{\text{TS}}$ , $\overline{\text{ABB}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{DBB}}$ ) | 14a      | C <sub>L</sub> = 50 pF <u>17/</u>  | 01-04       | 9, 10, 11         |                            | 13.0 | ns               |
|  |          |  | 05-09       |                   |                            | 11.0 |                  |
| SYSCLK to output valid (all except $\overline{\text{TS}}$ , $\overline{\text{ABB}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{DBB}}$ )                  | 14b      | C <sub>L</sub> = 50 pF <u>18/</u>  | 01-04       | 9, 10, 11         |                            | 11.0 | ns               |
|  |          |  | 05-09       |                   |                            | 9.0  |                  |
| SYSCLK to output invalid (output hold)   | 15       | C <sub>L</sub> = 50 pF <u>19/</u>  | 01-04       | 9, 10, 11         | 0.5                        |      | ns               |
|  |          |  | 05-09       |                   | 1.0                        |      |                  |
| SYSCLK to output high impedance (all except $\overline{\text{ARTRY}}$ , $\overline{\text{ABB}}$ , $\overline{\text{DBB}}$ )                                  | 16       | C <sub>L</sub> = 50 pF   | 01-04       | 9, 10, 11         |                            | 9.5  | ns               |
|  |          |  | 05, 06      |                   |                            | 8.5  |                  |
|  |          |  | 07-09       |                   |                            | 8.0  |                  |
| SYSCLK to $\overline{\text{ABB}}$ , $\overline{\text{DBB}}$ high impedance after precharge   | 17       | C <sub>L</sub> = 50 pF <u>20/ 21/</u>  | 01-04       | 9, 10, 11         |                            | 1.2  | t <sub>sys</sub> |
|  |          |  | 05-09       |                   |                            | 1.0  |                  |
| SYSCLK to $\overline{\text{ARTRY}}$ high impedance before precharge  | 18       | C <sub>L</sub> = 50 pF   | 01-04       | 9, 10, 11         |                            | 9.0  | ns               |
|  |          |  | 05, 06      |                   |                            | 8.0  |                  |
|  |          |  | 07-09       |                   |                            | 7.5  |                  |
| SYSCLK to $\overline{\text{ARTRY}}$ precharge enable   | 19       | C <sub>L</sub> = 50 pF <u>19/ 20/ 22/</u>  | All         | 9, 10, 11         | 0.2 t <sub>sys</sub> + 1.0 |      | ns               |
| Maximum delay to $\overline{\text{ARTRY}}$ precharge   | 20       | C <sub>L</sub> = 50 pF <u>20/ 22/</u>  | 01-04       | 9, 10, 11         |                            | 1.2  | t <sub>sys</sub> |
|  |          |  | 05-09       |                   |                            | 1.0  |                  |
| SYSCLK to $\overline{\text{ARTRY}}$ high impedance after precharge   | 21       | C <sub>L</sub> = 50 pF <u>20/ 22/</u>  | 01-04       | 9, 10, 11         |                            | 2.25 | t <sub>sys</sub> |
|  |          |  | 05-09       |                   |                            | 2.0  |                  |

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**5962-97608**

REVISION LEVEL  
**B**

SHEET  
**10**

TABLE I. Electrical performance characteristics - Continued.

| Test   | Test no. | Test conditions $\frac{1}{-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}}$ unless otherwise specified | Device type | Group A Subgroups | Limits |      | Unit |
|--|----------|---|-------------|-------------------|--------|------|------|
|  |          |   |             |                   | Min    | Max  |      |
| JTAG AC timing specifications (independent of SYSCLK)  |          |   |             |                   |        |      |      |
| TCK frequency of operation                             |          | $C_L = 50\text{ pF}$  | All         | 9, 10, 11         | 0.0    | 16.0 | MHz  |
| TCK cycle time   | 22       | $C_L = 50\text{ pF}$  | All         | 9, 10, 11         | 62.5   |      | ns   |
| TCK clock pulse width measured at 1.4 V                | 23       | $C_L = 50\text{ pF}$  | All         | 9, 10, 11         | 25.0   |      | ns   |
| TCK rise and fall times                                | 24       | $C_L = 50\text{ pF}$  | All         | 9, 10, 11         | 0.0    | 3.0  | ns   |
| $\overline{\text{TRST}}$ setup time to TCK rising edge | 25       | $C_L = 50\text{ pF}$ <u>23/</u>   | All         | 9, 10, 11         | 13.0   |      | ns   |
| $\overline{\text{TRST}}$ assert time                   | 26       | $C_L = 50\text{ pF}$  | All         | 9, 10, 11         | 40.0   |      | ns   |
| Boundary scan input data setup time                    | 27       | $C_L = 50\text{ pF}$ <u>24/</u>   | All         | 9, 10, 11         | 6.0    |      | ns   |
| Boundary scan input data hold time                     | 28       | $C_L = 50\text{ pF}$ <u>24/</u>   | All         | 9, 10, 11         | 27.0   |      | ns   |
| TCK to output data valid                               | 29       | $C_L = 50\text{ pF}$ <u>25/</u>   | All         | 9,10,11           | 4.0    | 25.0 | ns   |
| TCK to output high impedance                           | 30       | $C_L = 50\text{ pF}$ <u>25/</u>   | All         | 9,10,11           | 3.0    | 24.0 | ns   |
| TMS, TDI data setup time                               | 31       | $C_L = 50\text{ pF}$  | All         | 9,10,11           | 0.0    |      | ns   |
| TMS, TDI data hold time                                | 32       | $C_L = 50\text{ pF}$  | All         | 9,10,11           | 25.0   |      | ns   |
| TCK to TDO data valid                                  | 33       | $C_L = 50\text{ pF}$  | All         | 9,10,11           | 4.0    | 24.0 | ns   |
| TCK to TDO high impedance                              | 34       | $C_L = 50\text{ pF}$  | All         | 9,10,11           | 3.0    | 15.0 | ns   |

<sup>1/</sup> For device types 01 through 04: +3.135 V ≤ V<sub>CC</sub> ≤ +3.465 V.  
For device types 05 through 09: +2.375 V ≤ V<sub>CC</sub>, AV<sub>CC</sub> ≤ +2.465 V; +3.135 V ≤ OV<sub>CC</sub> ≤ +3.465 V.

<sup>2/</sup> Excludes test signals (LSSD\_MODE, L1\_TSTCLK, L2\_TSTCLK, and JTAG signals).

<sup>3/</sup> Caution: The SYSCLK frequency and PLL\_CFG0-PLL\_CFG3 settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies.

<sup>4/</sup> Rise and fall times for the SYSCLK input are measured from 0.4 V to 2.4V.

<sup>5/</sup> Timing is guaranteed by design and characterization, and is not tested.

<sup>6/</sup> Cycle-to-cycle jitter, and is guaranteed by design.

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**5962-97608**

REVISION LEVEL  
**B**

SHEET  
**11**

TABLE I. Electrical performance characteristics - Continued.

- 7/ PLL relock time is the maximum amount of time required for PLL lock after a stable  $V_{CC}$  and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that  $\overline{HRESET}$  must be held asserted for a minimum of 255 bus clocks after the PLL relock time (100  $\mu$ s) during the power-on reset sequence.
- 8/ All inputs specifications are measured from the TTL level (0.8 V or 2.0 V) of the signal in question to the 1.4 V of the rising edge of the input SYSCLK. Both input and output timings are measured at the pin.
- 9/ Address/data/transfer attribute input signals are composed of the following: A0-A3, AP0-AP3, TT0-TT4, TC0-TC1,  $\overline{TBST}$ , TSIZ0-TSIZ2,  $\overline{GBL}$ , DH0-DH31, DL0-DL31, DP0-DP7.
- 10/ All other input signals are composed of the following:  $\overline{TS}$ ,  $\overline{ABB}$ ,  $\overline{DBB}$ ,  $\overline{ARTRY}$ ,  $\overline{BG}$ ,  $\overline{AACK}$ ,  $\overline{DBG}$ ,  $\overline{DBWO}$ ,  $\overline{TA}$ ,  $\overline{DRTRY}$ ,  $\overline{TEA}$ ,  $\overline{DBDIS}$ ,  $\overline{HRESET}$ ,  $\overline{SRESET}$ ,  $\overline{INT}$ ,  $\overline{SMI}$ ,  $\overline{MCP}$ ,  $\overline{TBEN}$ ,  $\overline{QACK}$ ,  $\overline{TLBISYNC}$ .
- 11/ The setup and hold time is with respect to the rising edge of  $\overline{HRESET}$ .
- 12/  $t_{SYS}$  is the period of the external clock (SYSCLK) in nanoseconds.
- 13/ These values are guaranteed by design, and are not tested.
- 14/ This specification is for configuration mode only. Also note that  $\overline{HRESET}$  must be held asserted for a minimum of 255 bus clocks after the PLL relock time (100  $\mu$ s) during the power-on reset sequence.
- 15/ All output specifications are measured from the 1.4 V of the rising edge of SYSCLK to the TTL level (0.8 V or 2.0 V) of the signal in question. Both input and output timings are measured at the pin.
- 16/ All maximum timing specifications assume  $C_L = 50$  pF.
- 17/ SYSCLK to output valid (5.5 V to 0.8 V) includes the extra delay associated with discharging the external voltage from 5.5 V to 0.8 V instead of from  $V_{CC}$  to 0.8 V (5.0 V CMOS levels instead of 3.3 V CMOS levels).
- 18/ Output signal transitions from GND to 2.0 V or  $V_{CC}$  to 0.8 V.
- 19/ This minimum timing parameter assumes  $C_L = 0$  pF.
- 20/  $t_{sys}$  is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question.
- 21/ Nominal precharge width for  $\overline{ABB}$  and  $\overline{DBB}$  is  $0.5 t_{sysclk}$ .
- 22/ Nominal precharge width for  $\overline{ARTRY}$  is  $1.0 t_{sysclk}$ .
- 23/  $\overline{TRST}$  is an asynchronous signal. The setup time is for test purposes only.
- 24/ Non-test signal input timing with respect to TCK.
- 25/ Non-test signal output timing with respect to TCK.

|   |                   |                             |                     |
|---|-------------------|-----------------------------|---------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | <b>SIZE<br/>A</b> |                             | <b>5962-97608</b>   |
|   |                   | <b>REVISION LEVEL<br/>B</b> | <b>SHEET<br/>12</b> |

# Case X




FIGURE 1. Case outlines.

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**5962-97608**

REVISION LEVEL  
**B**

SHEET  
**13**

Case X






FIGURE 1. Case outlines - Continued.


|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>14       |

| Case X |             |       |
|--------|-------------|-------|
| Symbol | Millimeters |       |
|        | Min         | Max   |
| A      | 3.67        | 4.15  |
| A1     | 3.10        | 3.90  |
| A2     | 0.25        | 0.75  |
| A3     | 2.025       | 2.175 |
| b      | 0.185       | 0.270 |
| b1     | 0.175       | 0.225 |
| c      | 0.130       | 0.175 |
| c1     | 0.122       | 0.132 |
| D      | 34.41       | 34.75 |
| D1     | 30.86       | 31.75 |
| D2     | 17.20       | 17.40 |
| e      | 0.50 BSC    |       |
| e1     | 0.25 BSC    |       |
| E      | 34.41       | 34.75 |
| E1     | 30.86       | 31.75 |
| E2     | 17.20       | 17.40 |
| L      | 1.80 REF    |       |
| L1     | 0.45        | 0.55  |
| L2     | 0.95 REF    |       |

FIGURE 1. Case outlines - Continued.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>15       |

# Case Y



| Case Y |             |       |
|--------|-------------|-------|
| Symbol | Millimeters |       |
|        | Min         | Max   |
| A      | 3.84 BSC    |       |
| A1     | 3.02 BSC    |       |
| D      | 21.000 BSC  |       |
| D1     | 8.000 BSC   |       |
| e      | 1.270 BSC   |       |
| E      | 21.000 BSC  |       |
| E1     | 10.000 BSC  |       |
| L      | 1.545       | 1.695 |
| Q      | 0.25        | 0.35  |
| Q1     | 0.10 BSC    |       |
| S      | 0.635 BSC   |       |
| φb     | 0.790       | 0.990 |

FIGURE 1. Case outlines - Continued.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>16       |



| Case X     |                  |            |                  |            |                  |            |                  |
|------------|------------------|------------|------------------|------------|------------------|------------|------------------|
| Pin number | Pin name         | Pin number | Pin name         | Pin number | Pin name         | Pin number | Pin name         |
| 1          | GBL              | 31         | QREQ             | 61         | OV <sub>CC</sub> | 91         | DH12             |
| 2          | A1               | 32         | ARTRY            | 62         | DL29             | 92         | DH11             |
| 3          | A3               | 33         | OGND             | 63         | DL30             | 93         | DH10             |
| 4          | V <sub>CC</sub>  | 34         | V <sub>CC</sub>  | 64         | DL31             | 94         | DH9              |
| 5          | A5               | 35         | OV <sub>CC</sub> | 65         | GND              | 95         | OGND             |
| 6          | A7               | 36         | ABB              | 66         | DH31             | 96         | OV <sub>CC</sub> |
| 7          | A9               | 37         | A31              | 67         | DH30             | 97         | DH8              |
| 8          | OGND             | 38         | DP0              | 68         | DH29             | 98         | DH7              |
| 9          | GND              | 39         | GND              | 69         | OGND             | 99         | DH6              |
| 10         | OV <sub>CC</sub> | 40         | DP1              | 70         | OV <sub>CC</sub> | 100        | DL22             |
| 11         | A11              | 41         | DP2              | 71         | DH28             | 101        | DL21             |
| 12         | A13              | 42         | DP3              | 72         | DH27             | 102        | DL20             |
| 13         | A15              | 43         | OGND             | 73         | DH26             | 103        | OGND             |
| 14         | V <sub>CC</sub>  | 44         | V <sub>CC</sub>  | 74         | DH25             | 104        | OV <sub>CC</sub> |
| 15         | A17              | 45         | OV <sub>CC</sub> | 75         | DH24             | 105        | DL19             |
| 16         | A19              | 46         | DP4              | 76         | DH23             | 106        | DL18             |
| 17         | A21              | 47         | DP5              | 77         | OGND             | 107        | DL17             |
| 18         | OGND             | 48         | DP6              | 78         | DH22             | 108        | DH5              |
| 19         | GND              | 49         | GND              | 79         | OV <sub>CC</sub> | 109        | DH4              |
| 20         | OV <sub>CC</sub> | 50         | DP7              | 80         | DH21             | 110        | DH3              |
| 21         | A23              | 51         | DL23             | 81         | DH20             | 111        | OGND             |
| 22         | A25              | 52         | DL24             | 82         | DH19             | 112        | OV <sub>CC</sub> |
| 23         | A27              | 53         | OGND             | 83         | DH18             | 113        | DH2              |
| 24         | V <sub>CC</sub>  | 54         | OV <sub>CC</sub> | 84         | DH17             | 114        | DH1              |
| 25         | DBWO             | 55         | DL25             | 85         | DH16             | 115        | DH0              |
| 26         | DBG              | 56         | DL26             | 86         | OGND             | 116        | GND              |
| 27         | BG               | 57         | DL27             | 87         | DH15             | 117        | DL16             |
| 28         | AACK             | 58         | DL28             | 88         | OV <sub>CC</sub> | 118        | DL15             |
| 29         | GND              | 59         | V <sub>CC</sub>  | 89         | DH14             | 119        | DL14             |
| 30         | A29              | 60         | OGND             | 90         | DH13             | 120        | OGND             |

FIGURE 2. Terminal connections.

|   |                  |                            |                    |
|---|------------------|----------------------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b>  |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br><b>17</b> |

| Case X     |                  |            |                  |            |                  |            |                  |
|------------|------------------|------------|------------------|------------|------------------|------------|------------------|
| Pin number | Pin name         | Pin number | Pin name         | Pin number | Pin name         | Pin number | Pin name         |
| 121        | OV <sub>CC</sub> | 151        | A28              | 181        | OGND             | 211        | PLL_CFG1         |
| 122        | V <sub>CC</sub>  | 152        | GND              | 182        | GND              | 212        | SYSCLK           |
| 123        | DL13             | 153        | DBDIS            | 183        | OV <sub>CC</sub> | 213        | PLL_CFG0         |
| 124        | DL12             | 154        | TEA              | 184        | TT3              | 214        | HRESET           |
| 125        | DL11             | 155        | TA               | 185        | TT2              | 215        | CKSTP_IN         |
| 126        | DL10             | 156        | DRTRY            | 186        | MCP              | 216        | CKSTP_OUT        |
| 127        | OGND             | 157        | V <sub>CC</sub>  | 187        | SMI              | 217        | DPE              |
| 128        | OV <sub>CC</sub> | 158        | A26              | 188        | INT              | 218        | APE              |
| 129        | DL9              | 159        | A24              | 189        | SRESET           | 219        | BR               |
| 130        | DL8              | 160        | A22              | 190        | TT1              | 220        | OGND             |
| 131        | DL7              | 161        | OGND             | 191        | TT0              | 221        | CLK_OUT          |
| 132        | GND              | 162        | GND              | 192        | TBST             | 222        | OV <sub>CC</sub> |
| 133        | DL6              | 163        | OV <sub>CC</sub> | 193        | OGND             | 223        | TC1              |
| 134        | DL5              | 164        | A20              | 194        | OV <sub>CC</sub> | 224        | TC0              |
| 135        | DL4              | 165        | A18              | 195        | TSIZ2            | 225        | CSE0             |
| 136        | OGND             | 166        | A16              | 196        | TSIZ1            | 226        | AP3              |
| 137        | V <sub>CC</sub>  | 167        | V <sub>CC</sub>  | 197        | TSIZ0            | 227        | AP2              |
| 138        | OV <sub>CC</sub> | 168        | A14              | 198        | TDO              | 228        | OGND             |
| 139        | DL3              | 169        | A12              | 199        | TDI              | 229        | OV <sub>CC</sub> |
| 140        | DL2              | 170        | A10              | 200        | TMS              | 230        | AP1              |
| 141        | DL1              | 171        | OGND             | 201        | TCK              | 231        | AP0              |
| 142        | GND              | 172        | GND              | 202        | TRST             | 232        | RSRV             |
| 143        | DL0              | 173        | OV <sub>CC</sub> | 203        | L2_TSTCLK        | 233        | TLBISYNC         |
| 144        | A30              | 174        | A8               | 204        | L1_TSTCLK        | 234        | TBEN             |
| 145        | DBB              | 175        | A6               | 205        | LSSD_MODE        | 235        | QACK             |
| 146        | OGND             | 176        | A4               | 206        | GND              | 236        | WT               |
| 147        | V <sub>CC</sub>  | 177        | V <sub>CC</sub>  | 207        | V <sub>CC</sub>  | 237        | CI               |
| 148        | OV <sub>CC</sub> | 178        | A2               | 208        | PLL_CFG3         | 238        | OGND             |
| 149        | TS               | 179        | A0               | 209        | AV <sub>CC</sub> | 239        | GND              |
| 150        | CSE1             | 180        | TT4              | 210        | PLL_CFG2         | 240        | OV <sub>CC</sub> |

FIGURE 2. Terminal connections - Continued.

|   |                  |                            |                    |
|---|------------------|----------------------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b>  |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br><b>18</b> |

| Case Y     |          |            |                    |            |                         |            |          |
|------------|----------|------------|--------------------|------------|-------------------------|------------|----------|
| Pin number | Pin name | Pin number | Pin name           | Pin number | Pin name                | Pin number | Pin name |
| C16        | A0       | H03        | A21                | E01        | $\overline{CI}$         | R10        | DH11     |
| E04        | A1       | F16        | A22                | D08        | $\overline{CKSTP\_IN}$  | P09        | DH12     |
| D13        | A2       | F04        | A23                | A06        | $\overline{CKSTP\_OUT}$ | N09        | DH13     |
| F02        | A3       | G13        | A24                | D07        | CLK_OUT                 | T10        | DH14     |
| D14        | A4       | K01        | A25                | B01        | CSE0                    | R09        | DH15     |
| G01        | A5       | G15        | A26                | B05        | CSE1                    | T09        | DH16     |
| D15        | A6       | K02        | A27                | J14        | $\overline{DBB}$        | P08        | DH17     |
| E02        | A7       | H16        | A28                | N01        | $\overline{DBG}$        | N08        | DH18     |
| D16        | A8       | M01        | A29                | H15        | $\overline{DBDIS}$      | R08        | DH19     |
| D04        | A9       | J15        | A30                | G04        | $\overline{DBWO}$       | T08        | DH20     |
| E13        | A10      | P01        | A31                | P14        | DH0                     | N07        | DH21     |
| G02        | A11      | L02        | $\overline{AACK}$  | T16        | DH1                     | R07        | DH22     |
| E15        | A12      | K04        | $\overline{ABB}$   | R15        | DH2                     | T07        | DH23     |
| H01        | A13      | C01        | AP0                | T15        | DH3                     | P06        | DH24     |
| E16        | A14      | B04        | AP1                | R13        | DH4                     | N06        | DH25     |
| H02        | A15      | B03        | AP2                | R12        | DH5                     | R06        | DH26     |
| F13        | A16      | B02        | AP3                | P11        | DH6                     | T06        | DH27     |
| J01        | A17      | A04        | $\overline{APE}$   | N11        | DH7                     | R05        | DH28     |
| F14        | A18      | J04        | $\overline{ARTRY}$ | R11        | DH8                     | N05        | DH29     |
| J02        | A19      | L01        | $\overline{BG}$    | T12        | DH9                     | T05        | DH30     |
| F15        | A20      | B06        | $\overline{BR}$    | T11        | DH10                    | T04        | DH31     |

FIGURE 2. Terminal connections - Continued.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>19       |

| Case Y     |          |            |          |            |           |            |          |
|------------|----------|------------|----------|------------|-----------|------------|----------|
| Pin number | Pin name | Pin number | Pin name | Pin number | Pin name  | Pin number | Pin name |
| K13        | DL0      | N12        | DL21     | F01        | GBL       | A03        | TC1      |
| K15        | DL1      | T13        | DL22     | A07        | HRESET    | C11        | TCK      |
| K16        | DL2      | P03        | DL23     | B15        | INT       | A11        | TDI      |
| L16        | DL3      | N03        | DL24     | D11        | L1_TSTCLK | A12        | TDO      |
| L15        | DL4      | N04        | DL25     | D12        | L2_TSTCLK | H13        | TEA      |
| L13        | DL5      | R03        | DL26     | B10        | LSSD_MODE | C04        | TLBISYNC |
| L14        | DL6      | T01        | DL27     | C13        | MCP       | B11        | TMS      |
| M16        | DL7      | T02        | DL28     | A08        | PLL_CFG0  | C10        | TRST     |
| M15        | DL8      | P04        | DL29     | B09        | PLL_CFG1  | J13        | TS       |
| M13        | DL9      | T03        | DL30     | A09        | PLL_CFG2  | A13        | TSIZ0    |
| N16        | DL10     | R04        | DL31     | D09        | PLL_CFG3  | D10        | TSIZ1    |
| N15        | DL11     | M02        | DP0      | D03        | QACK      | B12        | TSIZ2    |
| N13        | DL12     | L03        | DP1      | J03        | QREQ      | B13        | TT0      |
| N14        | DL13     | N02        | DP2      | D01        | RSRV      | A15        | TT1      |
| P16        | DL14     | L04        | DP3      | A16        | SMI       | B16        | TT2      |
| P15        | DL15     | R01        | DP4      | B14        | SRESET    | C14        | TT3      |
| R16        | DL16     | P02        | DP5      | C09        | SYSClk    | C15        | TT4      |
| R14        | DL17     | M04        | DP6      | H14        | TA        | D02        | WT       |
| T14        | DL18     | R02        | DP7      | C02        | TBEN      | B07        | NC       |
| N10        | DL19     | A05        | DPE      | A14        | TBST      | B08        | NC       |
| P13        | DL20     | G16        | DRTRY    | A02        | TC0       | C03        | NC       |

FIGURE 2. Terminal connections - Continued.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>20       |

| Case Y     |                         |            |                  |            |                  |            |          |
|------------|-------------------------|------------|------------------|------------|------------------|------------|----------|
| Pin number | Pin name                | Pin number | Pin name         | Pin number | Pin name         | Pin number | Pin name |
| C06        | NC                      | J11        | V <sub>CC</sub>  | M10        | OV <sub>CC</sub> | H10        | GND      |
| C08        | NC                      | K07        | V <sub>CC</sub>  | M12        | OV <sub>CC</sub> | H12        | GND      |
| D05        | NC                      | K10        | V <sub>CC</sub>  | P07        | OV <sub>CC</sub> | J05        | GND      |
| D06        | NC                      | L06        | V <sub>CC</sub>  | P10        | OV <sub>CC</sub> | J07        | GND      |
| F03        | NC                      | L08        | V <sub>CC</sub>  | C05        | GND              | J10        | GND      |
| H04        | NC                      | L09        | V <sub>CC</sub>  | C12        | GND              | J12        | GND      |
| J16        | NC                      | L11        | V <sub>CC</sub>  | E03        | GND              | K06        | GND      |
| F03        | VOLTDETGND              | C07        | OV <sub>CC</sub> | E06        | GND              | K08        | GND      |
| A10        | PLL (AV <sub>CC</sub> ) | E05        | OV <sub>CC</sub> | E08        | GND              | K09        | GND      |
| F06        | V <sub>CC</sub>         | E07        | OV <sub>CC</sub> | E09        | GND              | K11        | GND      |
| F08        | V <sub>CC</sub>         | E10        | OV <sub>CC</sub> | E11        | GND              | L05        | GND      |
| F09        | V <sub>CC</sub>         | E12        | OV <sub>CC</sub> | E14        | GND              | L07        | GND      |
| F11        | V <sub>CC</sub>         | G03        | OV <sub>CC</sub> | F05        | GND              | L10        | GND      |
| G07        | V <sub>CC</sub>         | G05        | OV <sub>CC</sub> | F07        | GND              | L12        | GND      |
| G10        | V <sub>CC</sub>         | G12        | OV <sub>CC</sub> | F10        | GND              | M03        | GND      |
| H06        | V <sub>CC</sub>         | G14        | OV <sub>CC</sub> | F12        | GND              | M06        | GND      |
| H08        | V <sub>CC</sub>         | K03        | OV <sub>CC</sub> | G06        | GND              | M08        | GND      |
| H09        | V <sub>CC</sub>         | K05        | OV <sub>CC</sub> | G08        | GND              | M09        | GND      |
| H11        | V <sub>CC</sub>         | K12        | OV <sub>CC</sub> | G09        | GND              | M11        | GND      |
| J06        | V <sub>CC</sub>         | K14        | OV <sub>CC</sub> | G11        | GND              | M14        | GND      |
| J08        | V <sub>CC</sub>         | M05        | OV <sub>CC</sub> | H05        | GND              | P05        | GND      |
| J09        | V <sub>CC</sub>         | M07        | OV <sub>CC</sub> | H07        | GND              | P12        | GND      |

FIGURE 2. Terminal connections - Continued.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>21       |




FIGURE 3. Block diagram.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>22       |





FIGURE 4. Timing waveforms.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>23       |

OUTPUT TIMING DIAGRAM




NOTE: VM = 1.4 V.

FIGURE 4. Timing waveforms - Continued.

|   |           |                     |             |
|---|-----------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br>A |                     | 5962-97608  |
|   |           | REVISION LEVEL<br>B | SHEET<br>24 |





NOTE: VM = 1.4 V.

FIGURE 4. Timing waveforms - Continued.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>25       |

# TEST ACCESS PORT TIMING DIAGRAM




FIGURE 4. Timing waveforms - Continued.

|   |                  |                            |                   |
|---|------------------|----------------------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b> |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br>26       |

#### 4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

##### 4.2.1 Additional criteria for device class M.

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.

(2)  $T_A = +125^{\circ}\text{C}$ , minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein.

##### 4.2.2 Additional criteria for device classes Q and V.

a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

b. Interim and final electrical test parameters shall be as specified in table II herein.

c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

##### 4.4.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

c. Subgroup 4 ( $C_{IN}$  measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample of 5 devices with zero failures shall be required.

|   |           |                     |             |
|---|-----------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br>A |                     | 5962-97608  |
|   |           | REVISION LEVEL<br>B | SHEET<br>27 |

TABLE II. Electrical test requirements.

| Test requirements                                    | Subgroups<br>(in accordance with<br>MIL-STD-883,<br>method 5005, table I) | Subgroups<br>(in accordance with<br>MIL-PRF-38535, table III) |                                       |
|--|---|---|---------------------------------------|
|  | Device<br>class M   | Device<br>class Q   | Device<br>class V                     |
| Interim electrical<br>parameters (see 4.2)           | 1, 7, 9   | 1, 7, 9   | 1, 7, 9                               |
| Final electrical<br>parameters (see 4.2)             | 1, 2, 3, 7, 8, 9,<br>10, 11 <u>1/</u>                                     | 1, 2, 3, 7, 8, 9,<br>10, 11 <u>1/</u>                         | 1, 2, 3, 7, 8, 9,<br>10, 11 <u>2/</u> |
| Group A test<br>requirements (see 4.4)               | 1, 2, 3, 4, 7, 8, 9,<br>10, 11  | 1, 2, 3, 4, 7, 8, 9,<br>10, 11                                | 1, 2, 3, 4, 7, 8, 9,<br>10, 11        |
| Group C end-point electrical<br>parameters (see 4.4) | 1, 2, 3   | 1, 2, 3   | 1, 2, 3                               |
| Group D end-point electrical<br>parameters (see 4.4) | 1, 2, 3   | 1, 2, 3   | 1, 2, 3                               |
| Group E end-point electrical<br>parameters (see 4.4) | ---   | ---   | ---                                   |

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}\text{C}$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

|   |                  |                            |                    |
|---|------------------|----------------------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING</b><br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br><b>A</b> |                            | <b>5962-97608</b>  |
|   |                  | REVISION LEVEL<br><b>B</b> | SHEET<br><b>28</b> |

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ , after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

|   |           |                     |             |
|---|-----------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 | SIZE<br>A |                     | 5962-97608  |
|   |           | REVISION LEVEL<br>B | SHEET<br>29 |

TABLE III. Pin description.

| Symbol                         | Signal name          | Signal function   |
|--------------------------------|----------------------|---|
| A0-A31                         | Address Bus          |   |
| $\overline{\text{AACK}}$       | Address Acknowledge  | The address phase of a transaction is complete  |
| $\overline{\text{ABB}}$        | Address Bus Busy     | If output, the device is the address bus master. If input, the address bus is in use  |
| AP0-AP3                        | Address Bus Parity   | If output, represents odd parity for each of 4 bytes of the physical address for a transaction. If input, represents odd parity for each of 4 bytes of the physical address for snooping operations |
| $\overline{\text{APE}}$        | Address Parity Error | Incorrect address bus parity detected on a snoop  |
| $\overline{\text{ARTRY}}$      | Address Retry        | If output, detects a condition in which a snooped address tenure must be retried. If input, must retry the preceding address tenure   |
| $\overline{\text{BG}}$         | Bus Grant            | May, with the proper qualification, assume mastership of the address bus  |
| $\overline{\text{BR}}$         | Bus Request          | Request mastership of the address bus   |
| $\overline{\text{CI}}$         | Cache Inhibit        | A single-beat transfer will not be cached   |
| CLK_OUT                        | Test Clock           | Provides PLL clock output for PLL testing and monitoring  |
| $\overline{\text{CKSTP\_IN}}$  | Checkstop Input      | Must terminate operation by internally gating off all clocks, and release all outputs   |
| $\overline{\text{CKSTP\_OUT}}$ | Checkstop Output     | Has detected a checkstop condition and has ceased operation   |
| CSE0-CSE1                      | Cache Set Entry      | Cache replacement set element for the current transaction reloading into or writing out of the cache  |
| $\overline{\text{DBB}}$        | Data Bus Busy        | If output, the device is the data bus master. If input, another device is bus master  |
| $\overline{\text{DBDIS}}$      | Data Bus Disable     | (For a write transaction) must release data bus and the data bus parity to high impedance during the following cycle  |
| $\overline{\text{DBG}}$        | Data Bus Grant       | May, with the proper qualification, assume mastership of the data bus   |
| $\overline{\text{DBWO}}$       | Data Bus Write Only  | May run the data bus tenure   |
| DH0-DH31                       | Data Bus             |   |
| DL0-DL31                       | Data Bus             |   |
| DP0-DP7                        | Data Bus Parity      | If output, odd parity for each of 8 bytes of data write transactions. If input, odd parity for each byte of read data   |
| $\overline{\text{DPE}}$        | Data Parity Error    | Incorrect data bus parity   |
| $\overline{\text{DRTRY}}$      | Data Retry           | Must invalidate the data from the previous read operation   |
| $\overline{\text{GBL}}$        | Global               | If output, a transaction is global. If input, a transaction must be snooped by the device   |
| $\overline{\text{HRESET}}$     | Hard Reset           | Initiates a complete hard reset operation   |

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**5962-97608**

REVISION LEVEL  
**B**

SHEET  
**30**

TABLE III. Pin description - Continued.

| Symbol                         | Signal name                 | Signal function  |
|--------------------------------|-----------------------------|--|
| $\overline{\text{INT}}$        | Interrupt                   | Initiates an interrupt if bit EE of MSR register is set  |
| $\overline{\text{LSSD\_MODE}}$ |                             | LSSD test control signal for factory use only  |
| $\text{L1\_TSTCLK}$            |                             | LSSD test control signal for factory use only  |
| $\text{L2\_TSTCLK}$            |                             | LSSD test control signal for factory use only  |
| $\overline{\text{MCP}}$        | Machine Check Interrupt     | Initiates a machine check interrupt operation if the bit ME of MSR register and bit EMCP of HID0 register are set                    |
| $\text{PLL\_CFG0-PLL\_CFG3}$   | PLL Configuration           | Configures the operation of the PLL and the internal processor clock frequency   |
| $\overline{\text{QACK}}$       | Quiescent Acknowledge       | All bus activity has terminated and the device may enter a quiescent (or low power) state  |
| $\overline{\text{QREQ}}$       | Quiescent Request           | Is requesting all bus activity normally to enter a quiescent (low power) state   |
| $\overline{\text{RSRV}}$       | Reservation                 | Represents the state of the reservation coherency bit in the reservation address register  |
| $\overline{\text{SMI}}$        | System Management Interrupt | Initiates a system management interrupt operation if the bit EE of MSR register is set   |
| $\overline{\text{SRESET}}$     | Soft Reset                  | Initiates processing for a reset exception   |
| $\text{SYSCLK}$                | System Clock                | Represents the primary clock input for the device, and the bus clock frequency for device bus operation                              |
| $\overline{\text{TA}}$         | Transfer Acknowledge        | A single-beat data transfer completed successfully or a data beat in a burst transfer completed successfully                         |
| $\text{TBEN}$                  | Timebase Enable             | The timebase should continue clocking  |
| $\overline{\text{TBST}}$       | Transfer Burst              | If output, a burst transfer is in progress. If input, when snooping for single-beat reads  |
| $\text{TC0-TC1}$               | Transfer Code               | Special encoding for the transfer in progress  |
| $\text{TCK}$                   | Test Clock                  | Clock signal for the IEEE P1149.1 test access port (TAP)   |
| $\text{TDI}$                   | Test Data Input             | Serial data input for the TAP  |
| $\text{TDO}$                   | Test Data Output            | Serial data output for the TAP   |
| $\overline{\text{TEA}}$        | Transfer Error Acknowledge  | A bus error occurred   |
| $\overline{\text{TLBISYNC}}$   | TLBI Sync                   | Instruction execution should stop after execution of a tlbsync instruction   |
| $\text{TMS}$                   | Test Mode Select            | Selects the principal operation of the test-support circuitry  |
| $\overline{\text{TRST}}$       | Test Reset                  | Provides an asynchronous reset of the TAP controller   |
| $\text{TSIZ0-TSIZ2}$           | Transfer Size               | For memory accesses, these signals along with $\overline{\text{TBST}}$ indicate the data transfer size for the current bus operation |

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**5962-97608**

REVISION LEVEL  
**B**

SHEET  
**31**

TABLE III. Pin description - Continued.

| Symbol                 | Signal name    | Signal function   |
|------------------------|----------------|---|
| $\overline{\text{TS}}$ | Transfer Start | If output, begun a memory bus transaction and the address bus and transfer attribute signals are valid. If input, another master has begun a bus transaction and the address bus and transfer attribute signals are valid for snooping (see $\overline{\text{GBL}}$ ) |
| TT0-TT4                | Transfer Type  | Type of transfer in progress  |
| $\overline{\text{WT}}$ | Write-Through  | A single-beat transaction is write-through  |

**STANDARD  
MICROCIRCUIT DRAWING**  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

**5962-97608**

REVISION LEVEL  
**B**

SHEET  
**32**



## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-10-04

Approved sources of supply for SMD 5962-97608 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <http://www.dsccl.dla.mil/Programs/Smcr/>.

| Standard<br>microcircuit drawing<br>PIN <u>1/</u> | Vendor<br>CAGE<br>number | Vendor<br>similar<br>PIN <u>2/</u> |
|---|--------------------------|------------------------------------|
| 5962-9760801QXA                                   | <u>3/</u>                | TSPC603EMAB/C2L                    |
| 5962-9760802QXA                                   | F8385                    | TSPC603EMAB/C3L                    |
| 5962-9760803QXA                                   | F8385                    | TSPC603EMAB/C4L                    |
| 5962-9760804QXA                                   | F8385                    | TSPC603EMAB/C5L                    |
| 5962-9760805QYA                                   | F8385                    | TSPC603RMGSB/Q6LC                  |
| 5962-9760806QYA                                   | F8385                    | TSPC603RMGSB/Q8LC                  |
| 5962-9760807QYA                                   | F8385                    | TSPC603RMGSB/Q10LC                 |
| 5962-9760808QYA                                   | F8385                    | TSPC603RMGSB/Q12LC                 |
| 5962-9760809QYA                                   | <u>3/</u>                | TSPC603RMGSB/Q14LC                 |

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE  
number

F8385

Vendor name  
and address

Atmel Grenoble  
Avenue De Rochepleine  
BP123  
Saint Egrev CEDEX 38521, France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.