

Programmable Divide-By-N Dual 4-Bit Binary/BCD Down Counter

MC14569B

The MC14569B is a programmable divide-by-N dual 4-bit binary or BCD down counter constructed with MOS P-Channel and N-Channel enhancement mode devices (complementary MOS) in a monolithic structure.

This device has been designed for use with the MC14568B phase comparator/counter in frequency synthesizers, phase-locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity.

Features

- Speed-up Circuitry for Zero Detection
- Each 4-Bit Counter Can Divide Independently in BCD or Binary Mode
- Can be Cascaded With MC14526B for Frequency Synthesizer Applications
- All Outputs are Buffered
- Schmitt Triggered Clock Conditioning
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	٧
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65 °C To 125 °C


This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.




SOIC-16 WB DW SUFFIX CASE 751G

PIN ASSIGNMENT



MARKING DIAGRAM



A = Assembly Location

WL = Wafer Lot


YY = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 2.

BLOCK DIAGRAM



ORDERING INFORMATION

Device	Package	Shipping [†]
NLV14569BDWR2G*	SOIC-16 WB (Pb-Free)	1000 / Tape & Reel

DISCONTINUED (Note 2)

MC14569BDWG	SOIC-16 WB (Pb-Free)	47 Units / Rail
MC14569BDWR2G	SOIC-16 WB (Pb-Free)	1000 / Tape & Reel

- † For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
- * NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.
- 2. **DISCONTINUED:** These devices are not available. Please contact your **onsemi** representative for information. The most current information on these devices may be available on www.onsemi.com.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				- 5	5 °C		25 °C		125	5 °C	
Characteristic	:	Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 3)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD}	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	I _{OH}	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - - -	mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		I _{in}	15	_	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	-	-	-	-	5.0	7.5	_	-	pF
Quiescent Current (Per Package)		I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (No (Dynamic plus Quiescer Per Package) (C _L = 50 pF on all outpu buffers switching)	5.0 10 15			$I_{T} = (1$.58 μA/kHz) .20 μA/kHz) .95 μA/kHz)	f + I _{DD}			μAdc		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

4. The formulas given are for the typical characteristics only at 25 °C.

5. To calculate total supply current at loads other than 50 pF:

I_T(C_L) = I_T(50 pF) + (C_L – 50) Vfk


where: I_T is in μA (per package), C_L in pF, V = (V_{DD} – V_{SS}) in volts, f in kHz is input frequency, and k = 0.001.

SWITCHING CHARACTERISTICS (C_L = 50 pF, T_A = 25 °C)

				All Types		
Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise Time	t _{TLH}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Output Fall Time	t _{THL}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Turn-On Delay Time Zero Detect Output	t _{PLH}	5.0 10 15	- - -	420 175 125	700 300 250	ns
Q Output		5.0 10 15	- - -	675 285 200	1200 500 400	ns
Turn-Off Delay Time Zero Detect Output	t _{PHL}	5.0 10 15	- - -	380 150 100	600 300 200	ns
Q Output		5.0 10 15	- - -	530 225 155	1000 400 300	ns
Clock Pulse Width	t _{WH}	5.0 10 15	300 150 115	100 45 30	- - -	ns
Clock Pulse Frequency	f _{cl}	5.0 10 15	- - -	3.5 9.5 13.0	2.1 5.1 7.8	MHz
Clock Pulse Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15		NO LIMIT		μs

^{6.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

SWITCHING WAVEFORMS








Figure 2.

PIN DESCRIPTIONS

INPUTS

P0, P1, P2, P3 (Pins 3, 4, 5, 6) – Preset Inputs. Programmable inputs for the least significant counter. May be binary or BCD depending on the control input.

P4, P5, P6, P7 (Pins 11, 12, 13, 14) – Preset Inputs. Programmable inputs for the most significant counter. May be binary or BCD depending on the control input.

Clock (Pin 9) – Preset data is decremented by one on each positive transition of this signal.

OUTPUTS

Zero Detect (Pin 1) – This output is normally low and goes high for one clock cycle when the counter has decremented to zero.

Q (**Pin 15**) – Output of the last stage of the most significant counter. This output will be inactive unless the preset input P7 has been set high.

CONTROLS

Cascade Feedback (Pin 7) – This pin is normally set high. When low, loading of the preset inputs (P0 through P7) is inhibited, i.e., P0 through P7 are "don't cares." Refer to Table 1 for output characteristics.

 CTL_1 (Pin 2) – This pin controls the counting mode of the least significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

CTL₂ (Pin 10) – This pin controls the counting mode of the most significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

SUPPLY PINS

 V_{SS} (Pin 18) – Negative Supply Voltage. This pin is usually connected to ground.

 V_{DD} (Pin 16) – Positive Supply Voltage. This pin is connected to a positive supply voltage ranging from 3.0 V to 18 V.

OPERATING CHARACTERISTICS

The MC14569B is a programmable divide-by-N dual 4-bit down counter. This counter may be programmed (i.e., preset) in BCD or binary code through inputs P0 to P7. For each counter, the counting sequence may be chosen independently by applying a high (for BCD count) or a low (for binary count) to the control inputs CTL₁ and CTL₂.

The divide ratio N (N being the value programmed on the preset inputs P0 to P7) is automatically loaded into the counter as soon as the count 1 is detected. Therefore, a division ratio of one is not possible. After N clock cycles,

one pulse appears on the Zero Detect output. (See Timing Diagram.) The Q output is the output of the last stage of the most significant counter (See Tables 1 through 5, Mode Controls.)

When cascading the MC14569B to the MC14526B, the Cascade Feedback input, Q, and Zero Detect outputs must be respectively connected to "0", Clock, and Load of the following counter. If the MC14569B is used alone, Cascade Feedback must be connected to $V_{\rm DD}$.




Table 1. MODE CONTROLS (Cascade Feedback = Low)

Counter C	ontrol Values	Divide Ratio				
CTL ₁	CTL ₂	Zero Detect	Q			
0	0	256	256			
0	1	160	160			
1	0	160	160			
1	1	100	100			

Data Preset Inputs (P0-P7) are "Don't Cares" while Cascade Feedback is Low.

 Table 2. MODE CONTROLS ($CTL_1 = Low, CTL_2 = Low, Cascade Feedback = High)$

			Preset	Inputs		Divide	Ratio			
P7	P6	P5	P4	Р3	P2	P1	P0	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	256	256	Max Count
0	0	0	0	0	0	0	1	X	X	Illegal State
0	0	0	0	0	0	1	0	2	X	Min Count
0	0	0	0	0	0	1	1	3	Х	
•	•	•	•	•		•		•	Х	
•	•	•	•	•		•		•	Х	
•	•	•	•	•		•		•	Х	
0	0	0	0	1	1	1	1	15	Х	
0	0	0	1	0	0	0	0	16	X	
•	•	•	•	•		•		•	X	
•		•	•	•			•	•	X	
•	•	•	•	•		•		•	X	
0	0	1	0	0	0	0	0	32	X	
•		•	•	•	•	•	•	•	X	
•		•	•	•	•	•	•	•	X	
•		•	•	•	•	•	•	•	X	
0	1	0	0	0	0	0	0	64	X	
•		•	•	•	•	•	•	•	X	
•		•	•	•	•	•	•	•	X	
•		•	•	•	•	•	•	•	X	
0	1	1	1	1	1	1	1	127	X	
1	0	0	0	0	0	0	0	128	128	Q Output Active
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
1	0	0	0	1	0	0	0	136	136	
		•	•	•			•	•		
		•	•	•				•		
		•	•	•				•		
1	1	1	1	1	1	1	1	255	255	_
2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	21	2 ⁰			
128	64	32	16	8	4	2	1			Bit Value
	Coun Bin	ter #2 ary			Coun Bin	ter #1 ary				Counting Sequence

X = No Output (Always Low)

 Table 3. MODE CONTROLS ($CTL_1 = High$, $CTL_2 = Low$, Cascade Feedback = High)

			Preset	Inputs				Divide	Ratio	
P7	P6	P5	P4	Р3	P2	P1	PO	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	160	160	Max Count
0	0	0	0	0	0	0	1	Х	Х	Illegal State
0	0	0	0	0	0	1	0	2	Х	Min Count
0	0	0	0	0	0	1	1	3	Х	
•		•	•	•	•	•	•	•	Х	
•		•	•	•	•	•	•	•	Х	
•		•	•	•	•	•	•	•	Х	
0	0	0	0	1	0	0	1	9	X	
0	0	0	1	0	0	0	0	10	Х	
•		•	•	•	•	•	•	•	Х	
•	•	•	•	•				•	Х	
•	•		•	•	•	•		•	Х	
0	0	0	1	1	0	0	1	19	Х	
0	0	1	0	0	0	0	0	20	Х	
•	•		•	•	•	•		•	Х	
•	•	•	•	•	•	•		•	X	
•	•		•	•	•	•		•	Х	
0	0	1	1	0	0	0	0	30	X	
•	•	•	•	•	•	•		•	X	
•	•		•	•	•	•		•	Х	
•	•		•	•	•	•		•	Х	
0	1	0	0	0	0	0	0	40	X	
•	•	•	•	•	•	•		•	X	
•	•	•	•	•	•	•		•	X	
•	•	•	•	•	•	•		•	X	
0	1	0	1	0	0	0	0	50	X	
•	•	•	•	•	•	•		•	X	
•		•	•					•	X	
•		•	•	•				•	X	
0	1	1	0	0	0	0	0	60	X	
•		•	•					•	X	
•		•	•	•				•	X	
•		•						•	X	
0	1	1	1	0	0	0	0	70	X	
									X	
•								•	X	
•	•	•	•	•	•	•			Х	

 $\textbf{Table 3. MODE CONTROLS} \ (\text{CTL}_1 = \text{High, CTL}_2 = \text{Low, Cascade Feedback} = \text{High)}$

			Preset	Inputs				Divide	Ratio	
P7	P6	P5	P4	Р3	P2	P1	P0	Zero Detect	Q	Comments
1	0	0	0	0	0	0	0	80	80	Q Output Active
	•		•	•	•	•		•	•	
	•	•	•	•	•	•		•	•	
	•	•	•	•	•	•		•	•	
1	0	0	1	0	0	0	0	90	90	
	•	•	•	•	•	•		•	•	
	•	•	•	•	•	•		•	•	
	•	•	•	•	•	•		•	•	
1	1	1	1	0	0	0	0	150	150	
•	•	•	•	•	•	•		•	•	
	•		•	•	•	•		•	•	
	•	•	•	•	•	•		•	•	
1	1	1	1	1	0	0	1	159	159	
80	40	20	10	8	4	2	1			Bit Value
	Coun Bin	ter #2 ary			Coun BC	ter #1 CD				Counting Sequence

X = No Output (Always Low)

 $\textbf{Table 4. MODE CONTROLS} \ (\text{CTL}_1 = \text{Low}, \ \text{CTL}_2 = \text{High}, \ \text{Cascade Feedback} = \text{High})$

			Preset	Values				Divide	Ratio	
P7	P6	P5	P4	Р3	P2	P1	P0	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	160	160	Max Count
0	0	0	0	0	0	0	1	Х	Х	Illegal State
0	0	0	0	0	0	1	0	2	Х	Min Count
0	0	0	0	0	0	1	1	3	Х	
•		•	•	•	•	•		•	Х	
•		•	•	•	•	•		•	Х	
•		•	•	•	•	•		•	Х	
0	0	0	0	1	1	1	1	15	X	
0	0	0	1	0	0	0	0	16	X	
	•	•	•	•	•	•	•	•	X	
	•	•	•	•	•	•	•	•	X	
	•	•	•	•	•	•	•	•	X	
0	0	0	1	1	1	1	1	31	X	
0	0	1	0	0	0	0	0	32	X	
	•	•	•	•	•	•	•	•	X	
	•	•		•	•	•	•	•	Х	
	•	•		•	•	•	•	•	Х	
0	0	1	1	0	0	0	0	48	Х	
	•	•		•	•	•	•	•	•	
•		•	•	•	•	•	•	•	•	
•		•	•	•	•	•	•	•	•	
0	1	0	0	0	0	0	0	64	Х	
•		•	•	•	•	•	•	•	•	
•		•	•	•	•	•	•	•	•	
•		•	•	•	•	•	•	•	•	
0	1	0	1	0	0	0	0	80	Х	
	•	•	•	•	•	•	•		•	
	•	•	•	•	•	•	•		•	
	•	•	•	•	•	•	•		•	
0	1	1	1	0	0	0	0	112	Х	
	•	•	•	•	•	•	•		•	
•	•	•	•	•	•	•	•		•	
•	•	•	•	•	•	•	•	•	•	

 $\textbf{Table 4. MODE CONTROLS} \ (\text{CTL}_1 = \text{Low}, \ \text{CTL}_2 = \text{High}, \ \text{Cascade Feedback} = \text{High})$

			Preset	Values				Divide	Ratio	
P7	P6	P5	P4	Р3	P2	P1	P0	Zero Detect	Q	Comments
1	0	0	0	0	0	0	0	128	128	Q Output Active
	•		•	•	•	•	•	•	•	
			•		•	•	•		•	
			•		•	•	•		•	
1	0	0	1	0	0	0	0	144	144	
•			•	•	•	•	•		•	
					•	•	•		•	
			•		•	•	•		•	
1	0	0	1	1	1	1	1	159	159	↓
2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰			
128	64	32	16	8	4	2	1			Bit Value
	Counter #2 Counter #1 BCD Binary								Counting Sequence	

X = No Output (Always Low)

 $\textbf{Table 5. MODE CONTROLS} \; (\text{CTL}_1 = \text{High, CTL}_2 = \text{High, Cascade Feedback} = \text{High}) \\$


			Preset	Values				Divide	Ratio	
P7	P6	P5	P4	Р3	P2	P1	P0	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	100	100	Max Count
0	0	0	0	0	0	0	1	Х	Х	illegal state
0	0	0	0	0	0	1	0	2	Х	Min Count
0	0	0	0	0	0	1	1	3	Х	
				•					Х	
				•					Х	
								•	Х	
0	0	0	0	1	0	0	1	9	Х	
0	0	0	1	0	0	0	0	10	Х	
•	•			•	•	•		•	Х	
•	•			•	•	•		•	Х	
•	•			•	•	•		•	Х	
0	0	1	1	0	0	0	0	30	Х	
•	•			•	•	•		•	Х	
•	•			•	•	•		•	X	
•	•			•	•	•		•	Х	
0	1	0	0	0	0	0	0	40	X	
•	•			•	•	•	•	•	X	
•	•			•	•	•		•	X	
•		•		•	•	•	•	•	X	
0	1	0	1	0	0	0	0	50	Х	
•		•	•	•	•	•	•	•	X	
•		•	•	•	•	•	•	•	X	
•		•	•	•	•	•	•	•	X	
0	1	1	1	0	0	0	0	70	X	
•		•	•	•	•	•	•	•	X	
•		•	•	•	•	•	•	•	Х	
•		•	•	•	•	•	•	•	Х	
1	0	0	0	0	0	0	0	80	80	Q Output Active
					•	•		•		
					•	•		•		
					•	•		•	•	
1	0	0	1	0	0	0	0	90	90	
					•			•		
					•	•		•		
					•	•		•		
1	0	0	1	1	0	0	1	99	99	. ↓


Table 5. MODE CONTROLS (CTL_1 = High, CTL_2 = High, Cascade Feedback = High)

Preset Values								Divide Ratio		
P7	P6	P5	P4	Р3	P2	P1	P0	Zero Detect	Q	Comments
80	40	20	10	8	4	2	1			Bit Value
Counter #2 BCD				Counter #1 BCD						Counting Sequence

X = No Output (Always Low)

TIMING DIAGRAM MC14569B





TYPICAL APPLICATIONS




Figure 3. Cascading MC14568B and MC14522B or MC14526B with MC14569B




Figure 4. Frequency Synthesizer with MC14568B and MC14569B Using a Mixer (Channel Spacing 10 kHz)

REVISION HISTORY

Revision	Description of Changes	Date
9	Rebranded the Data Sheet to onsemi format. MC14569BDWG, MC14569BDWR2G OPNs Marked as Discontinued.	07/25/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.





SCALE 1:1


♦ 0.25**₩** B**₩**


PIN 1 --INDICATOR


SOIC-16 WB CASE 751G ISSUE E

DATE 08 OCT 2021

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE.







MOUNTING FOOTPRINT

DETAIL A END VIEW



DETAIL A

SIDE VIEW


GENERIC

TOP VIEW

RRRR

-16X R

♦ 0.25**@**|T|AS|BS|



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42567B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 WB		PAGE 1 OF 1		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

